Reliability Handbook

Feb. 2025

© 2025 KIOXIA Corporation., All Rights Reserved.



Chapter 1 Semiconductor Reliability
1-1. Reliability Concept9
1-1-1. Defining and Quantifying Reliability9
1-1-2. Reliability and Time10
1-1-2-1. Reliability (or Reliability Function) R(t)
1-1-2-2. Non-Reliability (or Cumulative Failure Distribution) F(t)
1-1-2-3. Failure Density Function $f(t)$
1-1-2-4. (Instantaneous) Failure Rate (or Hazard Rate) $\lambda(t)$
1-1-2-5. Product Life
1-1-2-6. Distributions in Reliability Analysis
1-1-2-7. Continuous Distributions
1-1-2-8. Discrete Distributions
1-1-2-9. Bathtub Curve
1-1-2-10. Concept of Initial Failure Period's Screening
1-1-2-11. Field Failure Mode
1-1-3. Operating and Environment Conditions
1-1-4. Designing Against External Stress

1-2. Factors Affecting Reliability	
1-2-1. Design Factors	30
1-2-2. Manufacturing Process Factors	33
1-2-3. Operating Environment Factors	36
1-2-4. Reliability Factor Analysis Techniques	

Chapter 2 Failure Mechanisms43
2-1. Wafer Process45
2-1-1. Time Dependent Dielectric Breakdown (TDDB)46
2-1-2. Stress Induced Leakage48
2-1-3. Hot Carrier Injection (HCI)49
2-1-4. Negative Bias Temperature Instability (NBTI)
2-1-5. Electromigration (EM)55
2-1-5-1. Al Metal Electromigration
2-1-5-2. Cu Metal Electromigration
2-1-6. Stress Migration (SM)59
2-1-7. Nonvolatile Memory Failure Mode62
2-1-7-1. Endurance Failure (Endurance)
2-1-7-2. Disturb Failure (Disturb)
2-1-7-3. Retention Failure (Improper Charge Retention)
2-1-8. Other
2-1-8-1. Alloy Spikes
2-1-8-2. Ion Contamination
2-1-8-3. Polarization
2-1-8-4. Parasitic MOS
2-1-8-5. Pinholes and Cracks
2-2. Assembly Process66
2-2-1. Wire Bonding Failures66
2-2-2. Metal Corrosion68
2-2-3. Failure due to Resin Encapsulation73

2-2-4. Mounting Failure	81
2-2-4-1. Package Moisture Absorption and Moisture Removal	
Characteristics	
2-2-4-2. Package Cracking Mechanism	
2-2-5. Ag Migration	84
2-2-6. Tin Whiskers	84
2-3. Operating Environment	85
2-3-1. Electrostatic Discharge (ESD)	85
2-3-1-1. Equivalent Electrostatic Discharge Test Circuit	
2-3-2. Electrical Overstress (EOS)	
2-3-3. Soft Errors	90
2-3-4. Latch-Up	91
2-3-4-1. Latch-Up Test Circuit	

Chapter 3 Reliability Testing	
3-1. What is Reliability Testing	
3-1-1. Significance and Purpose of Reliability Testing	97
3-1-2. Before Testing	
3-1-3. Reliability Test Methods	100
3-1-3-1. TEG Evaluation	
3-1-3-2. Product Evaluation	
3-1-4. Failure Assessment Criteria	103
3-2. Detailed Application Methods for Reliability Testing	104
3-2-1. Design Approval Test Procedures	104
3-2-2. Reliability Monitoring during Mass Production	106
3-3. Accelerated Lifetime Tests	107
3-3-1. Purpose	107
3-3-2. Constant Stress and Step Stress	108
3-3-3. Temperature	110
3-3-4. Temperature and Humidity	116
3-3-4-1. Moisture Resistance Tests	
3-3-4-2. Moisture Resistance Acceleration Model	
3-3-5. Voltage	119
3-3-6. Temperature Difference	122
3-3-7. Current	124

Chapter 4 Failure Analysis	127
4-1. Significance of Failure Analysis	127
4-2. Instruments Used in Failure Analysis	129
4-2-1. Measuring Electrical Characteristics	130
4-2-2. Identifying the Failure Location	130
4-2-3. Observing the Failure	130
4-2-4. Analyzing Elements	131
4-2-5. Sample Processing	132
4-3. Failure Analysis and Reliability Improvement Measures	133
4-4. Failure Analysis Procedure	134
4-4-1. Failure Analysis Procedure for General Semiconductor P	roducts
	134
4-4-2. Identifying Failure Locations in LSI	137
4-4-2-1. CAD Navigation System	
4-4-2-2. Diagnostic Tool	
4-5. Layer Analysis	143
4-6. Examples of Failure Analysis	144

Chapter 5 Mathematics of Reliability	164
5-1. Estimating Reliability	164
5-1-1. Non-Parametric Estimation of Reliability Scales	164
5-1-2. Estimating and Testing the Life Distribution Shape	165
5-1-3. Parametric Estimation of Reliability Scales	167
5-1-4. Using Probability Papers	172
5-2. Failure Distribution Model	174
5-2-1. Rope Model	174
5-2-2. Weakest Link Model	175
5-2-3. Proportional Effect Model	175
5-2-4. Stress and Strength Model	176
5-2-5. Reaction Theory Model	176
5-2-6. Reliability Model for Equipment	177
5-3. Failure Rate Estimation	178
5-3-1. Overview	178
5-3-2. Estimating Failure Rates Using Accelerated Lifetime Tests	179

Appendix

- 1. Sampling Inspection
 - 1-1. Sampling Inspection
 - 1-2. Sampling Inspection Methods
 - 1-3. Sampling Inspections and OC Curve
 - 1-4. Mathematics of Sampling Inspection by Attributes
 - 1-5. Sampling Table

As functionality and performance have improved in recent years in equipment and systems that use semiconductor products, demand for functionality and reliability improvements in semiconductor products has also increased. In addition, to satisfy demand for higher functionality, miniaturization and high integration of semiconductor products has progressed, which require further reliability.

This chapter explains the concept of reliability and the factors affecting the reliability of semiconductors.

1-1. Reliability Concept

1-1-1. Defining and Quantifying Reliability

From the beginning of industrial production, reliability, defined in terms of durability, long lifespan, safety, and serviceability, has been adopted as a measure of product quality. However, reliability has been more systematically adopted since the 1950s. Along with the increasing sophistication and complexity of devices and the progress of systemization for complex systems such as chemical plants and electric power grids, public demand for reliability and awareness of the damage caused by breakdowns have increased, and reliability has become an important quality characteristic. For this reason, movement from the abstract concept of reliability to developing more quantitative ways to achieve and to measure, improve, and manage the reliability of actual systems and products has become active.

In JIS-Z8115:2019 Glossary of terms used in dependability, "Reliability" is defined as "the ability for an item to function as required without failure for a given period under given conditions."

Here, "item" is defined as "any individual part, component, device, functional unit, instrument, subsystem or system, etc. that is subject to dependability."



It is important to note that reliability is defined as a characteristic of a product and is expressed as a probability which includes three independent concepts: [1] time, [2] spatial factors such as operating and environmental conditions, and [3] evaluation parameters for determining whether or not the product performs as specified (i.e., the definition of failure).

1-1-2. Reliability and Time

Of the three items (time, spatial factors, and the definition of failure) mentioned in Defining and Quantifying Reliability, spatial conditions and the definition of failure for each device are constant. Therefore, reliability can generally be defined as a function of time (t). Reliability concerns the normal functioning of a product over time, while quality mainly concerns the normal functioning of a product at the initial stage (at time 0).

Reliability, as described above, is expressed as a probability value with time as a variable. Depending on whether the product is a component or system and depending on its purpose and application, the following functions can be used as measures of reliability quantification.

1-1-2-1. Reliability (or Reliability Function) R(t)

This function defines reliability as the ratio of non-defective units after *t* hours of use to the total number of units at the start of use, i.e., the product survival rate. It is expressed as:

$$R(t) = \frac{N_0 - C(t)}{N_0}$$
 where N_0 = Number of non-defective units
at time 0(zero), $C(t)$ = Number of units that
have failed by time t

1-1-2-2. Non-Reliability (or Cumulative Failure Distribution) F(t)

This equation calculates the Cumulative Failure Rate from time 0 to time t. Its distribution complements that of R(t), as shown in Figure 1-1-2-1.

 N_0 = Number of non-defective units at time

$$F(t) = \frac{C(t)}{N_0} = 1 - R(t)$$
 0 (zero)

C(t) = Number of units that have failed by time t



Figure 1-1-2-1. Relationship Between Reliability and Non-Reliability

1-1-2-3. Failure Density Function f(t)

This is the differential of the cumulative failure rate F(t) with respect to time. It shows the rate of failure increase at time t.

$$f(t) = \frac{dF(t)}{dt} = -\frac{dR(t)}{dt}$$
$$R(t) = \int_{t}^{\infty} f(t) dt$$
$$F(t) = \int_{0}^{t} f(t) dt$$



1-1-2-4. (Instantaneous) Failure Rate (or Hazard Rate) $\lambda(t)$

This represents the rate of failure per unit time at time t.

$$\lambda(t) = \frac{f(t)}{R(t)} = -\frac{dR(t)}{dt} \cdot \frac{1}{R(t)} = -\frac{d\ln R(t)}{dt}$$

Reliability can be expressed in terms of $\lambda(t)$ as follows:

$$R(t) = \exp\left(-\int_{0}^{t} \lambda(t) dt\right)$$

According to the MIL standard, failure rate is expressed as "%/1000 h" using 1000 h as the unit of time. For semiconductor products, however, failure rate is expressed using the unit FIT, where $1 \text{ FIT} = 10^{-9}$ (failures/hour) = 10^{-4} (%/1000 h), because the failure rate is very low.

1-1-2-5. ProductLife

Product life can be expressed in many ways. Mean Time to Failure (MTTF) is used with non-repairable devices and parts, and Mean Time Between Failures (MTBF), which shows the mean lifetime, and Useful Life, which shows the length of time until the failure rate will remain below a specified value, is used with repairable devices and parts. For devices and parts that cannot be repaired, MTTF is found as follows:

$$MTTF = \int_0^\infty t f(t) dt$$

1-1-2-6. Distributions in Reliability Analysis

The evaluation and quantification of product reliability are prerequisites for selecting appropriate technical and control techniques for reliability improvement, and are necessary for determining trade-offs between reliability improvement and cost during design as well as for assuring products.

The following is an example of an evaluation procedure in graph form.





This section describes the fundamental mathematics required for data analysis. Data analysis is used to estimate the reliability measures (such as reliability, mean life and failure rate) previously described. The two estimation methods are the non-parametric method, which does not assume a distribution form, and the parametric method, which does assume a distribution form.

The parametric method is widely used, because it is more precise and less costly, as described later. Continuous distributions (the exponential, Weibull, log-normal, normal and gamma distributions) and discrete distributions (the geometric, binomial, Poisson and negative binomial distributions) are used.

1-1-2-7. ContinuousDistributions

(a) Exponential Distribution

The exponential distribution expresses the failure density function f(t) as:

 $f(t) = \lambda e^{-\lambda t}$ λ : Failure rate (constant)

The reliability R(t) is expressed as:

$$R(t) = e^{-\lambda t}$$

The failure rate (λ) is a constant, independent of time. The mean life μ is:

In other words, the reciprocal of the failure rate is the mean life. The exponential distribution is characterized by the fact that the mean life and MTBF are equal and by the fact that the reliability of the surviving product after a certain time has elapsed is equal to the initial reliability of the product.

(b) Weibull Distribution

The failure density function f(t) is given as:

$$f(t) = \frac{m(t-\gamma)^{m-1}}{t_o} \cdot \exp\left\{-\frac{(t-\gamma)^m}{t_o}\right\}$$

and the failure rate λ (t), the mean life μ , reliability or survival rate R(t) at time t, and cumulative failure rate F(t) at time t are expressed as follows:

 $\lambda (t) = \frac{m(t - \gamma)^{m-1}}{t_0}$ $\mu = t_0^{\frac{1}{m}} \Gamma\left(1 + \frac{1}{m}\right)$ $R(t) = \exp\left\{-\frac{(t - \gamma)^m}{t_0}\right\}$ $F(t) = 1 - \exp\left\{-\frac{(t - \gamma)^m}{t_0}\right\}$

Where, Γ = gamma function

In the above equation, m,
$$t_0$$
 and γ are distribution parameters. The parameter m determines the shape of the distribution and is referred to as the shape parameter. When the value of m is changed, the failure rate changes with time as shown in Figure 1-1-2-3.

The distribution is exponential when m = 1. In other words, the Weibull distribution includes the exponential distribution as a special case.

The failure rate increases with time when m > 1 and decreases with time when m < 1. When m is 3 or 4, the distribution is similar to the normal distribution, which is described later.

The parameter t_0 determines the time scale and is referred to as the scale parameter. γ determines the time at which failures start to occur and is referred to as the position parameter.

When time $(t-\gamma) = t_0^{1/m}$ is substituted in the reliability equation, F(t) = 0.632, a constant value independent of m, t_0 and γ . Therefore, $t_0^{1/m}$ is referred to as the characteristic life.



Figure 1-1-2-3. Relationship between Failure Rate and Shape Parameter m

(c). Log-Normal Distribution

In this distribution, the failure density function f(t) is expressed as:

$$f(t) = \frac{1}{\sqrt{2\pi\sigma t}} \exp \left\{-\frac{\left(\ln t - m\right)^2}{2\sigma^2}\right\}$$

This becomes a normal distribution when $\ln t = y$.

The mean life μ and median t₅₀ are expressed respectively as:

$$\mu = \exp\left\{m + \frac{1}{2}\sigma^{2}\right\}$$
$$t_{50} = e^{\mu}$$

where m and σ are the median and a parameter showing the variation of the distribution, respectively.

(d). Normal Distribution

In this distribution, the failure density function f(t), mean life μ and failure rate λ (t) are expressed respectively as:

$$f(t) = \frac{1}{\sqrt{2\pi\sigma}} \cdot \exp\left\{-\frac{(t-m)^2}{2\sigma^2}\right\}$$

$$\mu = m$$
$$\lambda(t) = \frac{\exp\left\{-\frac{(t-m)^2}{2\sigma}\right\}}{\int_t^\infty \exp\left\{-\frac{(t-m)^2}{2\sigma^2}\right\}}dt$$

where m and σ are the average and standard deviation of the distribution.

(e). Gamma Distribution

In this distribution, the failure density function f(t), mean life μ and failure rate λ (t) are expressed respectively as:

$$f(t) = \frac{m^{k}}{\Gamma(k)} t^{k-1} \cdot e^{-mt}$$
$$\mu = \frac{k/m}{\lambda(t)}$$
$$\lambda(t) = \frac{t^{k-t}e^{-mt}}{\int_{t}^{\infty} x^{k-1} \cdot e^{-mx} dx}$$

where k is called the shape parameter. When k = 1, this distribution is similar to the exponential distribution; and when $k \ge 4$, it is similar to the normal distribution.

The gamma distribution (Γ distribution) can be considered a distribution of failures occurring for the first time after k harmful shocks have been received. In this case, m is the number of harmful shocks per unit time.

KIOXIA

1-1-2-8. Discrete Distributions

When it is physically impossible or inconvenient to inspect a product continuously until it fails, inspections are performed at specific intervals. In this case, time is not continuous and is treated as a discrete variable k (k = 0, 1, 2, ...). Distributions in which time is discrete are referred to as discrete distributions.

(a). Geometric Distribution

In this distribution, the failure density function f(k) is expressed as:

 $f(k)=p \cdot q^{k-1} (p + q = 1)$

where p is the probability that a failure will occur (the failure rate) during the interval from time (k - 1) to time k, and is independent of the transition of time.

The mean life μ and reliability R(k) are expressed respectively as:

$$\mu = 1/p$$

R(k)=q^k

When the time interval is made infinitely small, the result is an exponential distribution.

(b). Negative Binomial Distribution

The negative binomial distribution is a discrete form of the gamma distribution, just as the geometric distribution is a discrete form of the exponential distribution.

The failure density function f(k), mean life μ and reliability R(k) are expressed respectively as:

$$f(k) = \begin{pmatrix} k-1 \\ k-m \end{pmatrix} p^m q^{k-m} \qquad \qquad m = 1, 2, ...$$

$$\mu = m \cdot q/p$$

$$R(k) = 1 - \sum_{i=m}^k \begin{pmatrix} i \\ k \end{pmatrix} p^i q^{k-1}$$

In the above equations, the parameters p and m can be considered as follows: p is the number of harmful shocks per unit time interval and m is the durability against the shock. In other words, the product fails when harmful shocks are applied to the product m times.

(c). Compound Negative Binomial Distribution

In (a) and (b) above, p is constant and independent of time, but if p is expressed as a function of time, as p(k), the failure density function f(k) can be expressed as:

 $f(k) = \{1-p(1)\} \cdot \{1-p(2)\} \dots \{1-p(k-1)\} \cdot p(k)$

k=1, 2

which becomes a continuous Weibull distribution when p(k) is substituted as follows:

$$p(k) = \frac{\gamma}{\beta} \left\{ k^{\beta} - \left(k - 1 \right)^{\beta} \right\}$$

(d). Binomial Distribution

While the geometric distribution and negative binomial distribution are used to indicate reliability, the binomial distribution and the Poisson distribution (described below) are discrete distributions mainly for sampling inspections.

The probability $P_B(r)$ of failure occurring r times during n tests is referred to as a binomial distribution, and is expressed by the equation below.

(Assuming that r failures occur when N items of the product are tested by inspecting n samples, if the relationship 10n < N exists, the probability of failure can be approximated by a binomial distribution.)

$$P_{B}(r) = \begin{pmatrix} n \\ r \end{pmatrix} p^{r} (1 - p)^{n-r}$$

In the above equation, p is the probability of failure occurring in a single test.



(e). Poisson Distribution

When np = λ in the binomial distribution and

 $n \rightarrow \infty$ $p \rightarrow 0$

the binomial distribution becomes a Poisson distribution with parameter λ :

$$P_{B}(r) = \frac{\lambda^{r}}{r!} e^{-\lambda}$$

where the parameter λ is equivalent to np in the binomial distribution. If:

n > 10 p < 0.1

the distribution sufficiently satisfies the Poisson distribution.

1-1-2-9. BathtubCurve

In general, the failure rate of electronic components displays a certain pattern as shown in Figure 1-1-2-4. This is divided into three periods: the initial failure period, the random failure period, and the wear-out failure period. (The behavior in this figure is called a bathtub curve.)

In the initial failure period, the failure rate can be reduced by screening(socalled burn-in, aging, heat run, etc.) and process improvement.

For semiconductor products, there is a tendency for the failure rate to decrease in the random failure period. Failures that occur in the random failure period are considered to be caused by survivals that have existed for a long time and could not be removed in the initial failure period screening due to minor failures and low acceleration.

Although most semiconductor products do not reach the wear-out failure period, the occurrence of wear-out failure is curbed with design measures and preventive maintenance.



Figure 1-1-2-4. Bathtub Curve Example

1-1-2-10. Concept of Initial Failure Period Screening

In the early failure period in the bathtub curve, the failure rate is higher than in the random failure period, but failures caused by defects incorporated during the manufacturing process are common and decrease gradually over time.

To reduce the initial failure rate, measures are taken to reduce the defects themselves by improving processes, but it may take time to reduce them. In parallel with defect reduction measures, screening may be used to reduce the failure rate.

Figure 1-1-2-5 shows an example of a screening condition investigation procedure.

A Weibull plot analysis is performed using the data acquired in accordance with Figure 1-1-2-5 to determine screening conditions so that the survival rate after screening satisfies the market failure rate of that semiconductor product. The determined screening conditions are verified according to the EFR (Early Failure Rate) after screening.



Figure 1-1-2-5. Screening Condition Investigation Procedure Example

1-1-2-11. Field Failure Mode

There are various System on Chip (SoC) failure models. A typical failure model is a "stuck-at" fault in which a circuit is logically fixed to 0 or 1, regardless of the circuit input status.

In general, fault simulation is used to check the effectiveness of a test pattern at the time of circuit failure detection. For example, let us presume that a faulty node becomes stuck at 0. When a pattern that changes this node to 1 is entered and the output value is compared with that of the normal circuit, the fault is detectable if the values do not match and not detectable if the values match.

In this manner, fault simulation is used to check the integrity of a test program by presuming the failure of a certain node in a circuit and repeating the test program for all possible failure locations to see if the failure is detectable by the test pattern. The term "test coverage" refers to the ratio of detectable failures to the number of presumed failures in a circuit.

For a stuck-at failure, it is difficult to achieve a high fault coverage using conventional function tests alone due to ever increasing SoC scaling. For this reason, the scan method and automatic test pattern generation (ATPG) technology are combined to achieve a high fault coverage. Furthermore, with higher SoC speeds as a result of process miniaturization in recent years, the demand to handle stuck-at faults as well as delay faults has increased.

A delay fault is a failure in which the circuit delay does not conform to specifications for some reason or other. Similar to stuck-at faults, it is difficult to achieve a high delay fault coverage using conventional function tests alone. The scan method must therefore be combined with transition delay tests or other techniques to achieve a high fault coverage. Figure 1-1-2-6 provides an overview of the transition test.



Figure 1-1-2-6. Overview of Transition Delay Test

As shown in Figure 1-1-2-6, the frequency test is conducted with the clock operated at the desired test frequency. The pattern is automatically generated and impressed on SoC based on an ATPG algorithm, enabling delay failure detection.

1-1-3. Operating and Environment Conditions

The reliability of semiconductor products is determined by stresses caused by electrical loads, ambient environmental loads and mechanical loads applied to the exterior of the product (collectively referred to as external stresses), and the product's ability to withstand these external stresses (in a broad sense, the product's strength).

To increase reliability, two things are required: (1) products must be designed to withstand forces beyond the expected external stress levels, and (2) external stress during use must be limited to a level that the product can withstand.

External stresses that affect the reliability of semiconductor products are:

- 1. Electrical loads during use, such as voltage, current, power and surges
- 2. Ambient environmental loads, such as temperature, humidity, gas, dust and radiation
- 3. Mechanical loads, such as vibration and shock during installation and transport

In order to increase reliability, Kioxia semiconductor products are designed with a sufficient margin against the normally applied external stresses, such as thermal and mechanical stress. Reducing external stress generally improves the reliability of the equipment in which semiconductors are used.

For details of external stress and derating methods (methods used to minimize to the extent possible operating conditions with respect to maximum ratings and increase reliability), refer to the later sections titled "Factors Affecting Semiconductor Reliability" and "Use Precautions," and Appendices.

1-1-4. Designing Against External Stress

To increase the reliability of a semiconductor product, the ability of the product to withstand external stress (i.e., the strength of the product) must be improved, and failure factors must be analyzed and countermeasures must be taken.

The reliability of semiconductor products can be greatly affected by the manufacturing process and integrated circuit layout as well as the wiring for electrical connections with external devices. Thus, semiconductor design, that is the design of processes, circuits and packages, is very important. During mass production, manufacturing processes are subject to strict process QC and screening to improve reliability. Various reliability testing, reliability monitoring and field result analyses are conducted to identify the weak points of the product. This information is then used to make improvements and take reoccurrence preventive measures.

Due to the rapid progress in and frequent use of new technology in semiconductor manufacturing, reliability is improved by physical failure analysis methods.

Failure physics is not a new idea. The concept is based on the idea that failure occurs when certain energies are applied to the productas a result of external stress, such as those related to operating and environmental conditions. The method involves the identification of failure type and failure mechanism by physical and chemical analyses. This information is then fed back to the design process and manufacturing line, and the relationship with product life is subsequently identified and the failure rate and reliability are estimated.

The repeated cycle of design, manufacture, evaluation, analysis and corrective action allows the company to respond to harsh market demands and improve reliability.

1-2. Factors Affecting Reliability

1-2-1. Design Factors

Product reliability is basically determined in the product design phase. Table 1-2-1-1 lists the semiconductor design factors that should be taken into consideration during semiconductor design. The three major design categories are pattern, manufacturing process and package.

With integrated circuit design, for example, the dimensions of the transistor (bipolar or MOS) and other factors that affect performance are determined during the pattern design phase from the functional characteristics required of the device. Transistors are then combined and connected to obtain certain functions. At this time, continuous efforts are made, in order to minimize the lengths of the wiring between transistors and the chip size, to decrease to the extent possible the individual transistor size, resistance, wiring width and wiring interval dimensions. At present, this process is automated by computers and design is performed according to predefined design rules. Related factors listed in Table 1-2-1-1 and so on are incorporated into design rules and checked by computer.

In the manufacturing process design phase, the manufacturing process is designed to realize high efficiency and the expected characteristics based on the designed pattern. The manufacturing process is broadly divided into two processes: (1) the wafer process, which puts the transistors, diodes and resistors on the silicon substrate in accordance with the design pattern, and (2) the assembly process, which consists of dicing of the pattern developed on the wafer, die bonding, wire bonding and sealing to form the final product structure. During the wafer process, various manufacturing techniques are used to accurately reproduce the size and shape of the diffusion layer, oxide film and metal wiring formed on the wafer. Continuous efforts are made to maintain consistency in these characteristics. In addition, processing precision is incorporated into the design rules and fed back to pattern design.

In the package design phase, packages are designed to mechanically and thermally protect components on the diced silicon substrate from the stress of use, making the product into a form that is easy to use. Packages are a resin-encapsulated type, in which the device is buried within the resin.

Table 1-2-1-1. Main Design Factors Affecting Reliability (1/2)

			•	<u> </u>		
Factors That Affect Reliability Related Items			Related Items	Main Failure Modes		
	Transistor (Bipolar)		Size and Shape (Collector, Base, Emitter) Impurity Concentration, Diffusion Depth	hFE Variation, Short, Open		
	Transistor (MOS)		Size and Shape (W/L), Gate Film Thickness	Vth Variation, Breakdown Voltage Degradation, Leakage Current Increase		
	Isolation		Width, Diffusion Depth, Impurity Concentration	Parasitic Transistor, Leakage Current Increase, Breakdown Voltage Degradation		
	Resist	ance (Diffusion)	Size and Shape, Diffusion Depth Impurity Concentration	Breakdown Voltage Degradation, Leakage Current Increase, Short, Open, Resistance Variation		
	Resist	ance (Poly Si, W)	Size and Shape, Impurity Concentration, Film	Open, Short, Resistance Variation		
ign	Internal Wiring (Al/Cu/Si)		Size and Shape Film Thickness	Open Short ResistanceVariation		
Des ו	Intern	al Wiring (Poly Si, W)	Size and Shape, Film Thickness, Impurity	Open, Short, Resistance Variation		
atter	Internal WiringContact		Size and Shape, Contact Combination	Open, Short (Punch-through), Resistance Variation		
ш,	Barrie	r Metal	Size and Shape. Film Thickness	l IOpen, Short		
			Size and Shape	Open Bonding, Open Wiring		
	Bondi	ng Pads	Wire Drawing Shape	Open and Short Defeate of Panding Wire		
	L avou	ng Paus It	Bonding Pad Spacing, Package	Displacement (Resin Mold) of Bonding Wire		
	Bump		Size and Shape	IBump Open		
	Input/	Output Pin Protection	Protective Resistance, Protective	IStatic Electricity Breakdown, Surge Breakdown		
	Circui	t	Diode/Transistor			
		Resist Coating Film Thickness, Dust, Foreign Particle Adhesion, Resist		Wiring Open/Short, Resistance Variation, Breakdown Voltage Degradation, Leakage Current Increase, Vth Variation		
	ſ	Mask Alignment	Alignment Accuracy	Wiring Open/Short, Resistance Variation, Breakdown Voltage Degradation, Leakage Current Increase, Vth Variation		
	orminį	Exposure	Time, Illumination	Wiring Open/Short, Resistance Variation, Breakdown Voltage Degradation, Leakage Current Increase, Vth Variation		
	ern F(:ess	Development	Time, Developing Solution	Wiring Open/Short, Resistance Variation, Breakdown Voltage Degradation, Leakage Current Increase, Vth Variation		
	Patt	Etching	Time, Temperature, Etching Solution	Wiring Open/Short, Resistance Variation, Breakdown Voltage Degradation, Leakage Current Increase, VthVariation		
	Oxide Film Formation (Thermal Oxide Film Method)		Temperature, Time, Reaction Gas, Film Thickness	Vth Variation, h_{FE} Variation, Leakage Current Increase, Breakdown Voltage Degradation		
	Oxide (CVD	Film Formation Method)	Temperature, Time, Reaction Gas, Film Thickness	Vth Variation, h_{FE} Variation, Leakage Current Increase, Breakdown Voltage Degradation		
sign	Diffus Diffus	ion (Thermal ion)	Temperature, Time, Impurity Concentration, Diffusion Depth	Vth Variation, h_{FE} Variation, Leakage Current Increase, Breakdown Voltage Degradation		
ss Dee	Diffus	ion (Ion Implantation)	Voltage Acceleration, Dose, Ion Source Implantation Depth	Vth Variation, h_{FE} Variation, Leakage Current Increase, Breakdown Voltage Degradation		
roces	Electr (Al/Cu	ode Formation //Si)	Evaporation Method, Temperature, Film Thickness	Open, Short		
ing P	Electr Si, W)	ode Formation (Poly	Temperature, Time, Reaction Gas, Film Thickness	Open, Short		
factui	Barrie	r Metal Time, Reaction Gas, Film		Open, Short		
Manu	Back	Gliding	Grinding Method, Grinding Pressure, Grinding Rate, Surface Condition	Wafer Crack, Surface Burn (Discoloration, Resistance Increase), Wafer Curve		
	Dicino	1	Dicing Method, Wafer Thickness	Die Crack, Scratch, Open, Short		
	Die Bonding		Die Bonding Method, Pickup Method, Temperature, Die Bonding Material (Au-Si, Enorm, DAE, etc.)	Adhesion Protrusion, Die Crack, Scratch, Open, Short		
	Wire Bonding		Wire Bonding Method (Thermocompression Bonding, US, etc.) Wire Material (Au, Al, Cu, Ag), Wire Diameter	Open, Short		
	Seal (Sealing Resin)		Casting Method, Temperature, TimeMaterial Characteristics (Thermal Expansion Coefficient, Impurities)	Die crack, Void, Open, Short, Wire Corrosion Breakages, Poor Mounting		
	Exteri	or Lead Forming	Lead Forming Method, Size and Shape	Package Damage, Lead Shape, Defects, Lead Damage		
	Exterior Lead Surface		Treatment Method (Plating, Dipping) Protective Material (Gold, Tin, Solder, etc.)	Rusting, Poor Contact, Poor Soldering, Wire Corrosion Breakages		
	Solder Ball Mount		Ball Material, Mount Temperature, Cleaning Method	Ball Separation, Ball Discoloration, Substrate Crack		

Table 1-2-1-1. Main Design Factors Affecting Reliability (2/2)

Factors That Affect Reliability		Related Items	Failure Mode
g Ju	Package Dicing	Cutting Method, Cutting Speed	Erroneous Size, Package Crack, Adhesion Degradation
facturin ss Desiç	Laser Marking	Laser Method, Laser Output, Resin Surface Condition	Die Damage (Laser Penetration), Visibility Degradation
Manut Proce	Ink Marking	Temperature, Time, MarkingAgent	Mark Erasure, Transfer
	External Lead Shape and Lead Cross Section Shape, Tensile Strength, Size Bend Strength		Lead Damage
al)	Sealing Method Transfer Mold, Potting, Others		Open, Short (BondingWire)
(Resin Se	Sealing Resin Materials	Base Resin, Stiffening Agent, Chemical Resistance, Impurities, Thermal Expansion Rate, Thermal Conductivity	Inferior Characteristics, Open, Short, (Bonding Wire), Wire Corrosion Breakages
Design	Package Shape and Size	Chip Size Correlation, Seal Dimensional Margin	Missing Exterior Lead, Open, Short, Wire Corrosion Breakages
ge	Casting Conditions	Temperature, Time, Pressure	Open, Short (Bonding Wire), Displacement of Bonding Wire
Packa	Lead Materials	Electrical Conductivity, Hardness, Thermal Expansion Rate, Corrosion Resistance, Mechanical Strength	Poor Contact, Lead Damage
	Plating Material Plating Composition, Temperature, Current		Poor Solderability, Whisker

1-2-2. Manufacturing Process Factors

The semiconductor manufacturing process includes various steps, such as heat treatment, chemical treatment, processing, testing and inspection. These steps involve a great number of factors that affect reliability. Factors that degrade reliability include processing variations (dimensions, property values, etc.) that inevitably occur during product manufacturing, defects and damage that occur in the manufacturing process, handling errors due to human error, and equipment operation errors.

The semiconductor manufacturing process is extremely complicated, requiring great precision. In addition, because product characteristics are extremely sensitive, it is essential to fully understand the factors that affect reliability and take corrective actions to prevent each factor from occurring.

Table 1-2-2-1 shows the factors affecting reliability that are related to the semiconductor manufacturing process. The manufacturing process repeats several processes to form the elements of the semiconductor product, such as the transistors, resistors and capacitors that are placed on the silicon substrate, and then interconnects these elements to form a single circuit. These processes are adversely affected by dust and therefore take place in cleanrooms. It is critical that particles originating from equipment and instruments as well as the dust level inside cleanrooms should be controlled at the submicron level. Such contaminants greatly affectreliability.

Of the factors listed in Table 1-2-2-1, those related to the wafer (silicon substrate) are most fundamental to the product. Factors such as crystal defects, resistivity dispersion, surface contamination and surface flaws directly affect product characteristics.

The assembly process begins with dicing. In this process, the die bonding, wire bonding and sealing processes are particularly critical. Die bonding and wire bonding are the processes used to secure the chip and bond the electrodes to the exterior. Since junctions are formed between different materials, changes in temperature and other physical forces (such as vibration, shock and acceleration) result in die cracks or open faults, either of which can be fatal to the product.

In the case of resin encapsulation, impurities in the sealing resin (such as sodium, potassium or chlorine), moisture adsorption, thermal expansion and mold shrinkage are critical. These can result in failures such as corrosion, characteristic failure, bonding wire breakage and die cracks. In the case of hermetic sealing, critical points include the moisture content and other impurities in the sealing gas, and the presence of conductive foreign matter. These can adhere to the chip surface and cause failures such as increased leakage current or faulty operation.

Processes That Affect Reliability		Related Parts in the Device	Related Items	Failure Mode	
	Wafer (Silicon Substrate)		Silicon Bulk	Resistivity Distribution, Variation, Crystal Defect, Surface Dirt, Abnormal Cracks, Scratches, Warping, Distortion	Unstable Behavior, Short, Open
	Oxide Film Formation		Field Oxide, Gate Oxide, Interlayer Insulating Film, Surface Protective Film	Pinholes, Cracks, Uneven Thickness, Contamination, Poor Step Coverage	Surface Inversion, Channel Electrical Leakage, Vth Variation, Breakdown Voltage Degradation, hfe Variation, Noise, Unstable Behavior
	Pattern Forming Process	Resist Coating	Transistor, Diode Resistance, Internal Wiring, Size and Shape, Contacts	Film Thickness Defect, Unevenness, Dust, Foreign Particle Adhesion, Residual Resist	Pinholes, Leakage Current Increase, Characteristics Variation
		Mask Alignment		Misalignment, Dust, Foreign ParticleAdhesion, Scratches	
ŝ		Exposure		Incorrect Exposure Amount	
roces		Development		Incorrect Development Amount	
Wafer F		Etching		Incorrect Etching Amount, Etching Temperature, Insufficient Cleaning	
	Diffusion (Thermal Diffusion)		Transistor, Diode, Diffusion Resistance, Isolation, Contacts	Diffusion Failure (Width, Depth), Impurity Settling, Crystal Defects, Incorrect Impurity Concentration	Breakdown Voltage Degradation, Open, Short, Unstable Behavior
	Diffusion (Ion Implantation)		Transistor, Diffusion Resistance, Contacts	Oxide Film, Silicon Bulk Damage, Incorrect Dosage, Incorrect Implantation Depth	Breakdown Voltage Degradation, Open, Short, Unstable Behavior
	Electrode Formation (Metal)		Transistor Electrodes, Internal Wiring, Contacts, MOS Gate Electrodes	Scratches, Void, Step- Disconnection, Poor Contact, Thickness Defects, Fuses, Penetration, Contamination, Electromigration	Open, Short, Wiring Resistance Increase, Wire Corrosion Breakages
	Electrode Formation (Polysilicon)		MOS Gate Electrodes, Resistance, Internal Wiring, Contacts	Scratches, Step- Disconnection, Poor Contact, Thickness Defects, Fuses	Open, Short,Wiring Resistance Increase

Table 1-2-2-1. Main Process Factors Affecting Reliability (1/2)



Table 1-2-2-1. Main Process Factors Affecting Reliability (2/2)

Proce	esses That Affect Reliability	Related Parts in the Device	Related Items	Failure Mode
Assembly Process	Dicing/Rear Grinding	Chip Proximity	Scratches, Cracks, Contamination	Leakage Current Increase, Breakdown Voltage Degradation, Wire Corrosion Breakages
	Die Bonding	Chip Adhesive	Poor Chip Adhesive, Adhesion Protrusion, Crawl- Out, Adhesion Debris, Degas (Resin Bond Substance)	Unstable Behavior, Leakage Current Increase, Short, Intermittent Inferiority
	Wire Bonding	Bonding Wire Connection	Incorrect Bonding Pressure Amount, Failure of Foundation Bonding,Bonding Loop Shape, WireScratches, Contamination, Wire Adhesion	Open, Short, (Package, Substrate) Wire Cutting, Bonding Separation
	Seal (Sealing Resin)	Package	Poor Molding (Bond, Crack), Displacement of Bonding Wire, Poor Lead Frame Adhesion, Molding Shrinkage and Distortion, Moisture Absorption	Bonding Wire Open, Short, Wire Corrosion Breakages (Chip, Metal Wiring) Die Cracks, Inferior Characteristics
	External Lead Forming	Lead Pins	Poor Shape, Damage, Poor Strength of Pins	Open, PoorContact
	External Lead Surface Treatment	Lead Pins	Oxidation, Rusting, Surface Treatment Liquid Residue (Lack of Cleaning)	Open, Poor Contact, Electrical Leakage Between Pins
	BGA	Solder Ball	Poor Shape, Damage, Ball Loss	Open, PoorContact
	Marking	Product Display	Error Display, Poor Display	Destruction due to Misuse

1-2-3. Operating Environment Factors

The factors that affect reliability and should be taken into consideration as described above include the above-described failure factors that exist within a product as well as external stresses that can accelerate those factors, i.e., the operating environment. Table 1-2-3-1 shows the operating environment factors that affect reliability.

Some of these factors operate independently. Generally, however, external factors affecting reliability are intricately interrelated. For example, corrosion breakage is caused by a combination of temperature and humidity.

Stresses are broadly divided into those deriving from the natural environment and those related to human factors.

Stresses deriving from the natural environment include temperature, humidity, atmospheric pressure, salinity, overvoltage surges due to lightning, and, for special purposes, radiation from a nuclear reactor or in the space environment. Of these, temperature and humidity are the most critical factors.

In general, a rise in temperature speeds up chemical reactions and accelerates changes in materials. This in turn accelerates failure mechanisms that cause failure. Therefore, temperature must be monitored carefully. During actual use, increases in temperature due to the environment as well as self-generated heat resulting from power consumption must be taken into account.

A change in temperature produces distortion stress on the junction between two materials with different expansion rates. If this occurs repeatedly, material fatigue arises, causing failures such as hermetic seal damage, die bond adhesion damage and bonding wire opens. In addition, if the semiconductor product is used with improper connections, the heat generated from the equipment or element can accelerate the temperature change and affect the product in an accelerated manner.

Humidity primarily causes condensation to adhere to the surface of an object and, consequently, increases the electric conductivity of the material surface. This increases leakage current, which in turn leads to defective characteristics and defective operation. Humidity can also accelerate chemical and electrical reactions, producing metal corrosion.


Resin encapsulated products especially have an inherent moisture permeation problem. However, great strides have been made to improve resin materials, resulting in improved resin capsulation that, when a comparison in actual operating environments is made, is by no way inferior to hermetic sealing.

Atmospheric pressure affects devices used in mountainous regions or in aerospace applications. Low atmospheric pressure induces a corona discharge between electrodes and reduces the package's heat radiation rate. This results in internal thermal generation, accelerating the rise in chip temperature.

Salinity greatly affects devices used in coastal regions, ships and marine applications. Salt adhering to the element surface deteriorates the insulation between electrodes and increases the rate of damage caused by metal corrosion.

Lightning readily affects outdoor applications, such as traffic signaling equipment. Special protective measures must be taken to increase the ability of devices to withstand voltage surges caused by lightning.

Other natural environment factors include soft errors caused by the alpha rays of radioactive isotopes in packaging materials that affect highintegration memory, and damage or malfunction caused by radiation in certain applications, such as nuclear reactors and aerospace.

Human factors affecting reliability include vibration during transport and in vehicle applications (Table 1-2-3-2); shock during handling by industrial robots or caused by dropping (Table 1-2-3-3); heating during printed circuit board soldering; voltage surges during the opening and closing of switches; noise from poor relay contacts or motor devices; electrostatic damage caused by use in low humidity environments; malfunction due to strong electromagnetic waves from a nearby transmitter or communicator; and ultrasonic vibration during printed circuit board cleaning after soldering.

In addition to physical factors caused by the natural environment or human error, operating conditions imposed by semiconductor use in a device or system also affect reliability. This occurs when a product is used irrespective of the maximum ratings defined in specifications.

Examples are device breakdown due to use at a voltage higher than the rated voltage, malfunction due to use at low voltage, breakdown due to excessive loads, and malfunction or breakdown due to use based on an operation timing other than that specified.

Table 1-2-3-1. Operating Environment Stress Factors Affecting Reliability

Environmental Stress Factors		Encounter Locations	Failure Mode	
High - Temperat		Tropics, Desert Regions, Space, Automobiles, Other Special Environments	Unstable Behavior	
Temperature	Low Temperature	Cold Regions, High Altitudes, Space, Aircraft, Other Special Environments	Unstable Behavior	
Temperature Change		Intermittent Use	Die Cracks, Die Bond Degradation, Open, Short, Unstable Behavior	
Humidity	High Humidity	Tropical Regions, Tunnels, Automobiles, Other Special Environments	Rusting, Poor Contact, Wire Corrosion Breakages, Open, Short	
	Low Humidity	Deserts, Low Humidity Climates	Static Electricity Malfunctions	
Atmospheric Pressure		High Altitude, Mountainous Regions, Aircraft	Corona Discharge, Low Heat Dissipation, Poor Operation	
Flessule	High Vacuum	Space	Corona Discharge, Low Heat Dissipation, Poor Operation	
Salt	iness	Coastal Regions, On the Sea, Ships, Marine Facilities	Rusting, Poor Contact, Lead Damage	
Vibration		Products Being Transported, Automotive Devices, Machine Tools, Aviation Devices	Bonding Open (Hermetic Sealing Device), Lead Breakage (Circuit Board Mounting), Package Damage	
Physical Shock, Dropping		Products Being Transported, Automotive Devices, Machine Tools, Aviation Devices	Package Damage, Lead Deformation	
Acceleration		Aviation Devices, Rockets, Other Special-Purpose Devices	Bonding Open (Hermetic Sealing Device), Package Damage	
He	ating	Construction Processes (Soldering Process, etc.)	Open, Short, Abnormal Package Shape	
Overvolta	ge, Surges	Sw itch, Relay Sw itching, Capacitive Load, Motor	Open, Short	
N	oise	Motor, Poor Contact	Malfunction, Open, Short	
Static E	lectricity	Handling at Low Humidity, High Electric Field Generator Vicinity, Transporting	Open, Short	
Strong Electro	magnetic Waves	Near a Transmitter or Signal Generator	Malfunction	
Ultrasonic Waves		Cleaning Print Circuit Boards After Soldering	Bonding Open (Hermetic Sealing Device), Mark Erasure	
Radiation		Nuclear Pow er Related Facilities, Space (Satellites), X-ray Inspection Devices	Malfunction, Breakdow n Problems, Memory SoftErrors	
	Overvoltage	Pow er Supply Voltage Mismatch	Breakdow n Problems, Breakdown Voltage Degradation, Open, Short	
Misuse	Overload	Drive Capacity Mismatch	Breakdow n Problems, Open, Short	
	Others	Operation Timing Mismatches, etc.	Malfunction, Latch-Up	

Table 1-2-3-2. Main Environments with Vibration

Туре		Description		
Land Road		1 to 3 Hz up to 29.4 m/s ² , 15 to 40 Hz at 9.81 m/s ²		
transportation	Rail	14.7 m/s ² , an amplitude of ± 0.05 mm at 2 to 100 Hz		
Sea		Frequency: 1 to 50 Hz, Amplitude: 2.5 to 0.075 mm		
Air		Frequency: 3 to 500 Hz, Amplitude 3 to 0.025 mm		

Table 1-2-3-3. Main Environments with Shock

Туре		Description		
Land Road 58.9m/s ² peak, 5 to 40 mm/s shock width		58.9m/s ² peak, 5 to 40 mm/s shock width		
transportation	Rail	When coupling and decoupling rolling stock: 196 m/s ² , Speed change: 5.4 m/s		
Sea		-		
Air		Shock on arrival and departure: Up to 36.3 m/s2		

1-2-4. Reliability Factor Analysis Techniques

In general, the analysis of reliability factors during product development and design and process design is very effective for improving reliability. The main reliability factor analysis methods are:

Design Review (DR)

Fault Tree Analysis (FTA)

Failure Mode and Effects Analysis (FMEA)

Taguchi method

DR, in the case of semiconductor products, refers to checking for any inconsistencies in the design of such items as shown in "Main Design Factors Affecting Reliability" and correcting any problems so as to yield a more complete product. Normally, a design standard is defined to simplify this process and incorporate corrections in advance. Design thus proceeds in accordance with the standard and is checked against the standard in the DR. If there are any deviations, tests are conducted to confirm compliance to the standard, corrections are incorporated in the design and the standard is updated as necessary.



FTA (Fault Tree Analysis) is used to analyze factors contributing to a failure, such as circuit configuration, pattern design, manufacturing process, package design and method of use.

FMEA (Failure Mode and Effects Analysis) is an analytical method used to confirm that corrective measures have been established for all possible failures in relation to aspects such as design, the manufacturing process and method of use.

The analysis divides aspects such as design, manufacturing process, packaging and methods of use into well-defined detailed smaller functional items. The possible failure modes for each item are then cataloged, and the effect of the failure on the product as well as failure causes are investigated. These items are then weighted so that countermeasure priorities can be defined and established.

Table 1-2-4-1 shows an example of the FMEA method for a manufacturing process. Using a scale of 1 to 10, the "R.P.N." (Risk Priority Numbers) section of the table rates failure information in terms of occurrence, severity (on the product, equipment or system) and detection. "R.P.N." is calculated by multiplying these three rated values together. The larger this value, the more serious the failure. The last column in the table shows the processing and countermeasures for each item.

The Taguchi method is an effective method for minimizing variance to create a robust design. While conventional basic designs required a certain constant identified experimentally and theoretically for incorporating target outputs and characteristics, quality engineering parameter design introduces an S/N ratio (average value to variance ratio) as a measure of stability with respect to variance. A robust design is developed by creating a design that incorporates a standard with a high S/N ratio.

Table 1-2-4-2 shows an example of Taguchi method factors and an S/N ratio cause and effect diagram for mold resin package conditions in the resin-package MOS LSI manufacturing process. The table shows the "smaller-isbetter" characteristics, using the L18 orthogonal array table.

Table 1-2-4-1. Manufacturi ng Process FMEA Example (Resin Molding)

	Failure Index							
Process Name (Process Function)	Potential Failure Mode	Potential Effect of Failure	Potential Cause of Failure	Occurrence	Severity	Detection	R.P.N.	Countermeasures
(1-10) Metallization	Improper thickness, wiring flaws, disconnection	Electromigration, open circuit	Operator error, dirt, foreign particle adhesion, poor adjustment of equipment	2	9	2	36	Improvement and adjustment of work procedures, dust control in clean room, SEM inspection in process
(1-11) Passiv ation	Lack ofpassivation film, improper film thickness	Increased leakage current, operation failure	Adherence ofdirt and foreign particles, operator error	2	2	4	16	Dust control in clean room, improvement and adjustment of work procedures
(1-12) Visual inspection	Scratch, die crack, contamination, blem, residual photoresist	Open circuit, increased junction leakage current	Mishandling of wafer, erroneous wafer cleaning	2	2	2	8	Improvement and adjustment of work procedures
2. Assembly process								
(2-1) Dicing	Die crack	Increased junction leakage current, operation failure	Improper adjustment of equipment, operator error	1	3	2	6	Equipment control operator corrective action, improvement and adjustment of work procedures
(2-2) Die bonding	Die crack, die floating	Open, increased junction block leakage current, operation failure	Operator error, temperature decrease	1	9	2	18	Equipment control operator corrective action, improvement and adjustment of work procedures, visual inspection
(2-3) Wire bonding	Wire open, wire short, improper bonding position	Open, short	Improper bonding strength, operator error, poor adjustment of equipment, abnormal loop shape	2	10	1	20	Equipment control operator corrective action, improvement and adjustment of work procedures, visual inspection
(2-4) Resin molding	Wire open, wire short, package crack, corrosion	Open, short, defective appearance	Poor adjustment of equipment, insufficient curing	2	10	2	40	Equipment control operator corrective action, improvement and adjustment of work procedures, visual inspection
(2-5) Lead finishing (plating)	Improper plating thickness, dirt	Poor soldering, improper contact	Operator error, poor adjustment of equipment, insufficient cleaning	1	2	3	6	Improvement and adjustment of work procedures, equipment controloperator corrective action
(2-6) Lead forming	Abnormal shape, lead damage	Improper printed circuit board insertion, operation failure	Operator error, poor adjustment of equipment	1	2	1	2	Adjustment of work procedures, equipment control operator corrective action
(2-7) Marking	Marking error, illegible marking	Breakage during use	Operator error, insufficient curing	1	1	1	1	Improvement and adjustment of work procedures



		Unit	Parameters			
	Factor		Standard 1	Standard 2	Standard 3	
Α	Mold resin (mold name)	-	A1	A2	-	
В	Resin preheating time	S	B1	B2	B3	
С	Mold impregnation pressure	Ра	C1	C2	C3	
D	Metal mold clamp pressure	t	D1	D2	D3	
Е	Metal mold temperature	°C	E1	E2	E3	
F	Time frommolding to bonding	Н	F1	F2	F3	
G	Mold ambient temperature return time	Н	G1	G2	G3	
Н	Mold service period	н	H1	H2	H3	

Table 1-2-4-2. Taguchi Method Example (Factors)



Figure 1-2-4-1. Taguchi Method Example (S/N Ratio Cause and Effect Diagram)

This chapter explains failure mechanisms with respect to various faults in semiconductor products, focusing on each fault site in the diagram of the MOS integrated circuit shown in Figure 2-1. This chapter also explains the failure mechanisms related to assembly technology with reference to Figure 2-2.



Figure 2-1. Section Structure Example of MOS Product Logic Part



Package

Semiconductor products have various reliability failure modes, and it is necessary to take measures to deal with them in the design and development stages.

This section explains the variety of failures and their failure mechanisms.

2-1. Wafer Process

Table 2-1 lists the main reliability failures of the wafer process.

Process	Reliability Failure Modes	Failure Mechanisms		
	Time Dependent Dielectric Breakdow n (TDDB)	Even at or below dielectric breakdow n voltage, micro- leakage or dielectric breakdow n occurs due to time- dependent degradation. The gate insulating film, the interface state to the substrate, the insulating film thickness, etc. influence this.		
Front End Of Line (FEOL)	Hot Carrier Injection (HCI)	Carriers accelerated by the high electric field become hot carriers and are captured in the insulating film, causing characteristic degradation in the transistor.		
	Instability Due to Mobile Ions	Mobile ions from the inter-layer film and the passivation film move to the gate insulating film or the interface, causing characteristics variation.		
	Negative Bias Temperature Instability (NBTI)	When a negative bias is applied to a PMOS transistor, hydrogen at the interface betw een the insulating film and substrate is separated, and fixed charges are generated in the insulating film, causing characteristics variation.		
	Electromigration (EM)	Metal atoms move due to colliding w ith electrons in metal wiring, creating voids that result in disconnection.		
Back End Of Line (BEOL)	Stress Migration (SM)	A phenomenon in w hich metal atoms move only by temperature stress w ithout an electrical current applied. Metal atoms move due to stress applied to the w iring. This leads to an increase in resistance orbreakage.		
	Short Betw een Wirings, Inter-w iring TDDB	Electrical current passes betw een the w ires due to breakdow n of the inter-layer insulating film and due to minute foreign particles. This leads to micro-leakage and dielectric breakdow n due to time-dependent degradation.		

Table 2-1. Main Reliability	/ Failures of	Wafer Process
-----------------------------	---------------	---------------

2-1-1. Time Dependent Dielectric Breakdown (TDDB)

Since the gate insulating film of MOS products is thin, from roughly a few nm to 100 nm, it breaks down when the system applies a voltage higher than the breakdown voltage. For example, it can easily break down due to sudden static electricity or surges. Also, in an actual use state, there is a possibility that breakdown of the insulating film dependent on time, called TDDB (Time Dependent Dielectric Breakdown), willoccur.¹⁾

The distribution of dielectric strength voltage based on defects in the gate insulating film and the potential defect density greatly influence these breakdowns. The parameters that determine the dielectric voltage strength distribution and potential defect density are very complicated and are subject to the influence of the gate electrode material, film thickness, substrate defects, oxidation method, cleaning, contamination, and otherfactors.

Although degradation is accelerated considerably due to the increase in electric field intensity, and several acceleration models of TDDB have been proposed, none has been established as authoritative. In general, the following four models are proposed.²⁾³⁾⁴⁾⁵⁾⁶⁾

TTF= $A \exp\left(\frac{E_a}{k}, \frac{1}{T}\right)$ * exp(- β E).... E-model TTF= $A \exp\left(\frac{E_a}{k}, \frac{1}{T}\right)$ *exp (G/E) 1/E-model TTF= $A \exp\left(\frac{E_a}{k}, \frac{1}{T}\right)$ * exp(- γ V_G)V_G-model

TTF=

$$A \exp\left(\frac{E_a}{k} \cdot \frac{1}{T}\right) \quad * V_{G}^{-n} \dots \text{Power-Law model}$$

(TTF: Time To Failure, Ea: Activation energy, k: Boltzmann constant, $\beta \cdot G \cdot \gamma \cdot$ n: Acceleration factor, A: Coefficient, E: Electric field, V_G: Voltage)

In addition, due to the miniaturization of devices and three-dimensional structuring, the space between metal wires has become narrower, so TDDB under the low κ insulating film between wires is one of the important reliability evaluation items.

For TDDB between wires, E-model, 1/E-model, and the below \sqrt{E} -model are proposed as described in the gate insulating film TDDB.⁷

TTF=
$$A \exp\left(\frac{E_a}{k} \cdot \frac{1}{T}\right) * \exp(\alpha \sqrt{E}) \dots \sqrt{E} - \text{model}$$

(TTF: Time To Failure, E_a : Activation energy, k: Boltzmann constant, α : Acceleration factor, A: Coefficient, E: Electric field)

Figure 2-1-1-1 shows an example of a gate insulating film TDDB lifetime test acquired by our company.



Figure 2-1-1-1. Example of TDDB Voltage Acceleration Life Test Result

2-1-2. Stress Induced Leakage

The leakage conduction mechanisms of oxide film can be broadly divided into two types: the Fowler-Nordheim tunneling current and hard breakdown (HBD) whereby insulation properties are completely lost. However, with the development of increasingly thin gate oxide films, direct tunneling current, stress-induced leakage current (SILC) and soft breakdown (SBD) conduction mechanisms have been observed in thin films of 5 nm or less.



Figure 2-1-3-1. SILC, SBD, HBD I-V Characteristics ¹⁰⁾

SILC has been observed to gradually increase leakage current from the initial stages of wear-out failure. Soft breakdown exhibits a current increase of an intermediate range, i.e., between that of hard breakdown and SILC, but results in a certain level of insulation rather than a complete short in the oxide film. This type of stress leakage is thought to affect factors such as the reliability of flash memory.

2-1-3. Hot Carrier Injection (HCI)⁸⁾

When voltage is applied to the drain of a miniaturized N-channel MOS transistor, a large electrical field is generated in the drain region as shown in Figure 2-1-2-1. As carriers flow into this region, they gain energy from the electrical field and become hot carriers. Some of them are scattered by phonons and others lose energy due to impact ionization.

Hot carriers with enough energy to surmount the Si-SiO2 electrical potential barrier are injected into the gate oxide film. This phenomenon, which accelerates with voltage, changes the MOS transistor threshold (Vth) and the mutual conductance (gm).

There are four known gate oxide film carrier injection/capture mechanisms, based on MOS transistor bias conditions: channel hot electrons (CHE), drain avalanche hot carrier injection (DAHC), two-port hot electrons and substrate hot electrons.⁹⁾

To avoid the effects of hot carriers, countermeasures are taken, such as reducing the circuit's internal operating voltage or forming a gate oxide film that does not readily trap injected hot carriers. Various measures are taken with the transistor structure, especially for semiconductor products with a gate length of 2 μ m or less. One such measure is a lightly doped drain (LDD) transistor, as shown in Figure 2-1-2-2. ¹¹

This structure exhibits a smaller electrical field around the drain and thus has fewer hot carriers.

Degradation of device characteristics due to hot carriers also occurs in bipolar transistors. This is a well-known phenomenon in which hFE degradation occurs when a reverse bias is applied across the emitter and base. With the advanced shallow junction devices of recent years, there is a tendency towards increased reverse leakage current between the emitter and base, causing device characteristic degradation to readily occur as a result of the hot carrier effect.



Figure 2-1-2-3 shows an example of high-frequency characteristic ft degradation caused by reverse emitter-base bias. This is because the base current increases due to an increased number of recombination centers at the Si-SiO2 interface caused by hot carrier injection during reverse biasing.

Many of the semiconductor product failure modes exhibit higher degradation at higher temperatures. In contrast, drain avalanche hot carrier injection is characterized by higher degradation at lower temperatures.



Figure 2-1-2-1. Hot Carrier Injection Model



Figure 2-1-2-2. Lightly Doped Drain (LDD) Structure Transistor



Figure 2-1-2-3. Degradation of RF Characteristics (f_t) Due to Reverse Emitter Bias

2-1-4. Negative Bias Temperature Instability (NBTI)

NBTI is a phenomenon that causes characteristics variation when negative bias is applied to a PMOS transistor.¹²⁾

As shown in Figure 2-1-4-1, classified as follows, electron traps exist on the interface between the Si substrate and the gate insulating film, and in the insulating film.

- 1 Impurity states of Na+, K+, etc. (mobile ions): Qm
- 2 Electron holes in the insulating film (fixed charges): Qf
- 3 Oxide-trapped charges: Qot
- 4 Interface-trapped charges (interface state): Qit
- 5 Trapped charges generated by ionizing radiation

The instability due to mobile ions [1] is considered to be caused primarily by contamination of the passivation film or by external contamination introduced into the process rather than by contamination of the gate oxide film itself. In the past, characteristics variation was observed due to the interposition of impurity states by these mobile ions, but it does not occur now due to the progress of gettering technology for removing impurities.

Charges [2] and [3] do not change state due to surface potential. When these charges are generated within the oxide film, threshold voltage V_{th} fluctuates. Charges generated near the interface between the gate oxide film are referred to as fixed charges, and charges generated within the film are referred to as oxide film trapped charges.

The interfacial state [4] changes in accordance with the surface potential and is referred to as a "fast state." When this state occurs in the oxide film interface, gm is degraded.

Charges [2], [3] and [4] are being introduced in new processing and once again coming to the fore.



Figure 2-1-4-1. Oxide Film and Interfacial Charges¹³⁾

It is proposed that the occurrence of interface states is because the combination of Si and Si-H at the gate oxide Si interface disassociates H atoms with holes, resulting in the diffusion of H ions into the oxide film. This results in positive ion conductivity models (upper right figure on the next page). Another model says that ionizing collisions of tunnel electrons generate the interface states.

In reality, the model is not uniformly determined, and it may change depending on process conditions. There are reports of various influences such as the amounts of moisture, hydrogen, deuterium nitrogen, and fluorine. ¹⁴⁾¹⁵⁾¹⁶⁾



In addition, several recovery properties (recovery effects) after stress removal have been reported. It is also important to confirm AC effects along with DC test results.



2-1-5. Electromigration (EM)

2-1-5-1. AI Metal Electromigration

It is well known that introducing a high current to the metal wiring in a semiconductor product can cause an open fault in the metal wiring and subsequent device failure. This phenomenon is called electromigration and is becoming an important failure mechanism as the scaling of ICs gets larger and miniaturization advances, such as is the case with VLSI.

The following describes the mechanism of electromigration in thin film. If a large current flows in a thin film, a force is applied to the metal atoms due to the electron wind force. As a result, AI atoms diffuse in the direction of the electron flow (from cathode to anode), forming a void on the cathode side, and a hillock or whisker on the anode side.

An open failure on thin film can occur when the mass transfer in the metal becomes variable. This variable mass transfer is caused by variations in temperature or current density, or by a variable shift in metal ions such as a triple point of AI grain boundaries.

Causes include, for example:

- 1 Variable grain size ¹⁷⁾
- 2 Temperature gradient due to heat generation inside the device¹⁸⁾
- 3 Metal in contact with other material ¹⁹⁾

The electromigration life of the thin film is generally expressed as the Median Time to Failure (MTF), establishing the following relationship: ²⁰⁾

$$MTF = AJ^{-n} \exp\left(\frac{E_a}{kT}\right)$$

where MTF is Median Time to Failure, J is current density, n is a constant related to the current density, E_a is the activation energy, T is the absolute temperature, k is Boltzmann's constant and A is a constant related to the material, structure and size of the metal.

From this expression, it can be seen that MTF increases with a decrease in current density or temperature. In addition, the life distribution is in accordance with a logarithmic normal distribution with a narrow variation.

Figure 2-1-5-1 shows an example of how to find the activation energy related to AI metal. Activation energy is metal width dependent and as the width thickens the value approaches 0.6. This is believed to be due to the shift from bulk diffusion to grain boundary diffusion by the AI metal.



Figure 2-1-5-1. Metal Electromigration Life (Temperature Dependency)

2-1-5-2. Cu Metal Electromigration

With the advances in miniaturization in the silicon process, performance degradation due to increased metal resistance and metal-to-metal capacity has become problematic. To resolve this problem, the Cu metal process has been applied. The Cu metal formation process employs a process called "damascene." The flow of this process is shown in Figure 2-1-5-2.



* RIE: Reactive Ion Etching, BM: Barrier Metal

Figure 2-1-5-2. Cu Metal Formation Flow (Damascene Process Flow)

In this manner, electromigration failure is a potential failure mechanism for both conventional AI metal and the intrinsically different Cu metal from the standpoints of the material and metal formation process. The MTF formula can also be expressed in the same manner as that for the AI metal.

However, because the Cu melting point (1083°C) is higher than the Al melting point (660°C), the Cu metal is believed to exhibit better resistance to electromigration in comparison to the Al metal. Figure 2-1-5-3 shows an example of the results obtained when comparing the differences in electromigration resistance that result from the differences in metal material, using the same design rules for each product. It is evident that the Cu metal exhibits a life that is approximately one magnitude greater than that of the Al metal at the point of MTF for electromigration failure.



Figure 2-1-5-3. Difference in Al Metal and Cu Metal Electromigration Resistance

The electromigration in Cu metal is characterized by the fact that there are reports indicating that the dominant diffusion route is grain boundary diffusion, like the AI metal, as well as those indicating that it is interface diffusion. A clear explanation of the failure mechanism, therefore, has not yet been concluded. Because Cu metal readily oxidizes, case examples exist in which failure to develop appropriate procedures and optimize conditions in the manufacturing process significantly degraded reliability.

2-1-6. Stress Migration (SM) 21)22)23)

Stress migration is a failure mechanism where open failures occur simply due to extended exposure to a high-temperature environment. ²⁴⁾²⁵⁾ In general, LSI metal is subjected to high-temperature heat treatment during formation of the interlayer insulator after metal formation. Although stress does not occur in the metal during this high-temperature period, stress is generated in the metal after cooling due to the mismatch in thermal expansion coefficients between the metal and interlayer insulator or passivation film. The residual stress and subsequently applied heat cause void generation and diffusion in the metal, resulting in metal open failures and open faults in vias (through-holes for connections betweenoverlapping geometries on two adjacent routing layers). This event is called stress migration since it is induced by internal stress.

Stress migration countermeasures, such as the addition of Cu to the Al metal, the use of barrier metal under the Al metal, and reducing passivation film stress, are taken to minimize this effect.

Acceleration of stress migration failure due to temperature does not uniformly occur due to a combined mechanism of void diffusion and stress relief. However, the apparent activation energy at 125°C or below is 0.7 eV for Al-Si and Al-Cu, and 0.9 eV forAl-Si-Cu.

In addition, stress migration tends to occur more readily in processes that use Cu metal in comparison to those that use AI metal since the Cu grain size tends to be smaller than that of AI. This type of stress migration, similar to the AI metal process, can be suppressed by the existence of a barrier metal. However, since structural placement of the barrier metal in the via is not possible, the stress migration that occurs in the via is viewed as problematic.

In general, the via readily becomes the singular point of concentrated mechanical stress, causing voids in the vicinity of the via to readily grow. There are many reported cases of this type of failure. ²⁶⁾²⁷⁾²⁸⁾ Figure 2-1-6-1 shows a case of voidobservation.

To suppress Cu process stress migration failure, in particular void occurrence and growth, development of a reduced stress process as described for the AI metal process above, application of an interlayer insulator with an expansion coefficient approximate to that of the Cu metal, and use of a barrier metal with a high melting point, such as Ti or Ta, have been confirmed as effective methods.



Figure 2-1-6-1. Image of Void that Occurred Under Via in Cu Process

Countermeasures incorporated at the metal design phase are also effective. It is also possible to suppress void generation by diffusing the stress at locations where stress collects in the metal. For instance, the stress that collects in a via can be alleviated and subsequent stress migration can be suppressed by making the metal volume (metal width and film thickness), which is the void supply source, no larger than necessary or by creating multiple vias in the area of connection with a large surface area metal.²⁹

The speed of progression of stress migration can be expressed by the product of the stress component and diffusion component as follows:

$$R = C \cdot (T_0 - T)^N \cdot \exp\left(-\frac{E_a}{kT}\right)$$

Where, R indicates the speed of stress migration progression, C indicates a coefficient, T_0 indicates the metal formation temperature or interlayer film formation temperature, T indicates the test temperature, N indicates the acceleration coefficient, E_a indicates the activation energy, and k indicates Boltzmann's constant.

Both the stress component and diffusion component depend on test temperature. The stress component increases as the test temperature decreases in comparison with the metal formation temperature, and the diffusion component increases as the test temperature increases. The speed of progression is expressed as the product of these two components, resulting in a peak value at a certain temperature. (Figure 2-1-6-2)



Figure 2-1-6-2. Temperature Dependency in SM Failure Rate

2-1-7. Nonvolatile Memory Failure Mode ³⁰⁾³¹⁾

Nonvolatile memory is memory that does not lose information even if the power supply to it is turned off. This section introduces the failure mode in the floating gate type flash memory, which is a typical type of nonvolatile memory.

In the floating gate type flash memory, an electrically insulated floating gate is placed between a gate electrode with a MOS transistor structure and a silicon channel, and data is memorized by accumulating an electric charge (an electron or a hole) in afloating gate.

The nonvolatile memory "1" and "0" states are determined by the amount of charge stored in the floating gate. If the insulating film that surrounding the floating gate is defect free, the stored charge will not dissipate at all. Electrical rewriting of data is realized by the Fowler-Nordheim(FN) tunnel phenomenon that occurs when a high electric field is applied to the tunnel oxide film that insulates floating gate and silicon channel.

2-1-7-1. Endurance Failure (Endurance)

Program to flash memory cell and erase operations gradually reduce the "1" and "0" read voltage differential, resulting in operation failure.

Causes include oxide charge traps and interface state charges. With the former, a trap is formed in the tunnel oxide film, capturing electrons and causing degradation of the program speed. With the latter, program/erase cycling increases the density of the interface states, thereby decreasing the read current and causing window closing.

2-1-7-2. Disturb Failure (Disturb)

Disturb failures are a change in stored charge due to voltage applied on nodes during memory cell program/erase and read operations.

While in principle this type of failure is possible regardless of operation selection, a representative type is the Read-Disturb failure that occurs during read operations.

These disturb failures become prominent after program/erase operations have been performed repeatedly. The true cause is believed to be the formation of neutral traps or positive charge traps in the tunnel oxide film due to program/erase cycling operations, as described in Section 2-1-7-3 Retention Failure (Improper Charge Retention), resulting in the conduction of electrons via these traps.

2-1-7-3. Data Retention Failure (Improper Data Retention)

Retention time refers to the amount of time until the charge stored in a memory cell either increases or decreases for some reason or other and retention is detected.

In addition, in systems that actually use flash memory, redundancy and error compensation circuits are added mainly to prevent single bit errors.

2-1-8. Other (Alloy Spikes, Metal Corrosion by Ion Contamination, Polarization, Parasitic MOS, Pinholes and Cracks)

2-1-8-1. Alloy Spikes

The primary metallization material for semiconductor products is AI. AI has low electrical resistance compared to other materials, resulting in superior adherence to insulating materials such as silicon oxide film. Nevertheless, high-temperature treatment can cause the silicon in the silicon substrate to flow into the AI film and damage the junction in the area of the contact. This failure is referred to as an alloy spike. Alloy spikes cause breakdown voltage degradation and shorts, especially in shallow junctions. Countermeasures include adding silicon to the AI, and forming a barrier metal between the AI and silicon.

2-1-8-2. Ion Contamination

Contamination from Na+ and other external ions introduced into passivation or into the interface during the manufacturing process greatly affects device reliability. ³²⁾

The Na+ ions introduced in the manufacturing process are deactivated by phosphide gettering. However, an applied electrical field can cause them to move into the passivation oxide film and collect in the field region, gate region or near the PN junction, resulting in failures due to parasitic MOS, Vth change, breakdown voltage degradation, etc.

Breakdown voltage degradation is characterized by the fact that recovery is achieved by baking without bias, similar to breakdown voltage from the above-described crystalline defects. Factors that accelerate degradation due to ion contamination include the strength of the electrical field applied, temperature as well as humidity.

For ion contamination, a protective film with ion-blocking capability such as phosphosilicate glass (PSG) is used. For external contamination, a film with an even superior ion-blocking effect such as a silicon nitride film is used for top passivation.



2-1-8-3. Polarization

PSG provides an ion gettering effect as previously mentioned. However, increased phosphorous content causes polarization, resulting in various types of instability and degradation. ³³⁾

2-1-8-4. Parasitic MOS

As shown in Fig. 2-1-8-1, if the SiO2 surface becomes conductive, the electrode potential extends in a lateral direction to the adjacentPN junction, forming parasitic MOS due to the inversion of the field region.

Although measures against this type of failure mechanism are implemented from the aspect of the design and manufacturing process, there is still a small chance that the problem will occur, depending on the humidity and ionic contamination in the external operating environment.





2-1-8-5. Pinholes and Cracks

If passivations include defects such as pinholes or cracks, interlayer shorts can occur in multilayered metallization. In addition, moisture, Na+ ions and/or other contaminants can enter the top passivation via these defects, causing device operation instability, degradation or AI metal corrosion as previously described. Cracks can be formed by thermal stress in the manufacturing process or by mold distortion. The effects of mold distortion cannot be ignored, particularly with the increasing level of miniaturization and scaling in integrated circuits.

2-2. Assembly Process

Table 2-2 lists the main reliability failures of the assembly process.

Table 2-2. Main Reliability Failures of the Assembly Process

Process Elements	Reliability Failure Modes	Failure Mechanisms
Poor Wire Bonding	Bonding Strength Degradation, Resistance Increase	A crack-like nest is formed by the alloy of the wire electrode (purple plague), which causes strength degradation.
	Wire Breakage, Wire Contacts	In resin-sealed products, there is wire fatigue breakage due to application of thermal cycle stress, and contact due to wire deformation during resin sealing.
Wiring Corrosion	Resistance Increase and Breakage due to Al Wiring Corrosion	Corrosion of wiring due to moisture invasion from outside and impurity ions in the resin.
Failure due to Sealing Resin	Characteristics Variation, Al Slides, Passivation Cracks	Characteristics Variation due to Resin Stress, Al Slides, Passivation Cracks
	Passivation Cracks	Cracks generated on the die surface due to mechanical stress such as temperature cycling of the resin filler
Poor Mounting Stress	Mounting Failure and Degradation of Moisture Resistance dueto Package Cracks and Package Deformation	Due to heat at the time of mounting, the internal water vapor pressure of the moisture absorbed resin rises, the adhesion between resin and die/substrate/frame deteriorates, and package swelling and cracking occurs.
Ag Migration	Shorts Between Leads	Shorts Between Leads due to Migration of Ag within Plating
Whisker	Shorts Between Leads	Shorts Between Leads due to Whisker Growth of Sn within Plating

2-2-1. Wire Bonding Failures

There are two bonding methods used to connect the leads to the semiconductor chip electrode area: thermal compression and ultrasonic.

The following describes the bonding process and the failure mechanisms related to bonding wire.

(1) Au-Al Alloying

When bonding Au wire to Al or Al wire to Au film and subjecting the bonding area to high temperature, a formation of purple alloy (AuAl₂) is often observed.

This alloy is referred to as "purple plague." In contrast, Au₂Al that readily occurs when the proportion of Au is high, has higher electrical resistance and is mechanically weaker than AuAl₂ and is referred to as "white plague."

Since Au and Al have different diffusion constants, voids accumulate depending on the change in volume of the generated compound, forming nests (cracks) where there is a high concentration of Al, resulting in bonding strength degradation and increased resistance. Bonding degradation leads to ball peeling, temporary ball peeling during operation at high temperatures or opens due to the stress that occurs from vibration and the difference in molded resin and wire thermal expansion coefficients. However, such degradation can be considered virtually unproblematic if the heating process is properly controlled during the manufacturing process.

(2) Mechanical Stress

With resin-encapsulated products, thermal cyclic stress can cause additional mechanical stress on wires due to the difference between the thermal expansion coefficients of the resin and wire, resulting in an open wire due to wire fatigue. In addition, wire deformation during molding can cause wires to come in contact with each other or with the edge of the chip under high temperatures, resulting in an electrical short. Countermeasures for this include process optimization and automation.

In hermetically sealed products, wires formed in a loop shape in the interior can open due to shock or vibration. This should be taken into account, especially when a semiconductor product is subjected to ultrasonic cleaning. Furthermore, mechanical damage during bonding can, in some cases, cause secondary product failure. However, this can be countered by optimization and/or automation of the manufacturing process.

2-2-2. Metal Corrosion

Al metal corrosion is a critical problem for reliability in resin-encapsulated devices. Some cases have also been reported for hermetically sealed devices. ³⁵⁾ The following provides a brief description of the Al corrosion mechanism in resin-encapsulated devices.

(1) General Model of AlCorrosion

Figure 2-2-2-1 shows a diagram of a resin-encapsulated device. In general, plastic materials have moisture permeability and absorption properties by their very nature. Here, "permeability" refers to the ease of water passage, and "absorption properties" refers to the ability to absorb moisture.

Resin has various kinds of ionic impurities that are introduced during the manufacturing processes. When the resin absorbs moisture, the ionic impurities are eluted and reach the internal chip surface. Depending on the size of the bias applied to fulfill the operational function of the device, positive or negative ions and moisture reach the AI metal surface by passing through micro-defects in the passivation film, thereby resulting in AI electrochemical reaction.

The result is a fatal failure such as an increase in AI metal resistance or an open. This is the general mechanism of AI metal corrosion failure.

(2) Moisture Penetration Route

The primary cause of AI metal corrosion is the intrusion of external moisture. Moisture is defined as water vapor in the atmosphere. There are two penetration routes as shown in Figure 2-2-2-1. One is through the gaps in the interface of the lead frame and resin, and the other is through the bulk and is dependent on the moisture permeability and absorption properties of the resin.

It is difficult to theorize which of these routes is more dominant since they depend on factors such as operating environment conditions and package type. Based on experimental data obtained through investigations using a moisture-sensitive chip encapsulated in a resin package, moisture penetration through the bulk can be approximated by a diffusion model.³⁶



epoxy resin IC, water molecules absorbed in the resin surface penetrate the resin by diffusion. For this reason, the relative humidity in the area around the IC chip is closely associated with the

Figure 2-2-2-1. Schematic Diagram of Resin-Encapsulated Device

(3) Dependence on Applied Bias

As a result of temperature and humidity tests conducted under acceleration conditions of 80°C, 90% RH for a PSG passivation product with bias voltage varied at 5 V, 10 V, 15 V, 20 V and 25 V, dependence of Mean Time To Failure (MTTF) on applied voltage was obtained as shown in Figure 2-2-2-2. From the figure, it is apparent that the MTTF decreases with increased bias voltage.

Al corrosion that results from electrochemical reaction has different corrosion modes depending on bias polarity. This means that the failure mechanism varies with the polarity. The biased wiring with the relatively higher potential is called the anode, and that with the lower potential is called the cathode. Al corrosion occurring on the anode and cathode sides is referred to as anodic corrosion and cathodic corrosion, respectively.

Cathodic corrosion is predominant with the AI and AI-Si metals generally used, but cracks or pinholes in the passivation can cause anodic corrosion due to impurity ions (such as Cl⁻).

Cathodic corrosion normally occurs in the crystal grain boundary of theAl film and appears dark when observed through an optical microscope.

However, anodic corrosion is accompanied by a significant expansion of AI, sometimes causing cracks in the passivation which can propagate. In some instances, it appears as if AI is missing when the device is observed under an optical microscope. However, it sometimes remains as transparent AI₂O₃ based on analyses using electron probe micro analyzer (EPMA) or Auger electron spectroscopy (AES).



Figure 2-2-2. Dependency on Voltage in Humidity Resistance Acceleration Test

(4) Dependence of PSG Passivation on Phosphorous Concentration

It was previously described how the use of PSG film containing phosphorous is used in top passivation in order to subject the external ions to the gettering effect. However, an excessively high phosphorous concentration will significantly increase the potential for fatal AI metal corrosion. Phosphorous related corrosion is cathodic for AI or AI-Si metal and occurs as follows:

First, when PSG absorbs moisture, P_2O_5 in the PSG is eluted to form phosphoric acid, increasing the H+ ion concentration. As a result, H+ ions are attracted to the surface of the AI metal on the cathode side, allowing corrosion to progress according to the following reactions:

AI + $3H^+ \rightarrow AI^{3+} + 3/2H_2\uparrow$ AI³ + $3OH^- \rightarrow AI (OH)_3$ AI (OH)₃+OH⁻ $\rightarrow AIO_2^- + 2H_2O$

Figure 2-2-2-3 shows the relative life values versus phosphorous density in PSG, which causes cathodic corrosion for Test Element Groups (TEGs), and LSIs. The figure shows that the life shift is sensitive to changes in phosphorous concentration.

Recently, however, the use of moisture resistant film (such as SiN) intop passivation to improve moisture resistance is eliminating this type of failure.



Figure 2-2-2-3. Dependence of Relative Life on Phosphorous Density Due to AI Metal Corrosion (Experimentally Controlled Example)

(5) Other Unexpected Events

In addition to the above items, factors contributing to Al corrosion include some that are attributable to the manufacturing process, such as seal leaks in hermetically sealed devices, contamination, and flaws in passivation due to improper handling; and those contributable to customers, such as contamination during handling, penetration of flux (including CI) during soldering, and penetration of contaminants through the resin and lead interface, causing corrosion of internal metal when moisture condenses.
2-2-3. Failure due to Resin Encapsulation

(1) Ionic Impurities in Resin

As described previously, with resin-encapsulated devices, instability in and degradation of product operation or fatal AI corrosion can occur due to ionic impurities in the resin material. As a result, encapsulation must be performed using resin that contains a minimal level of ionic impurities so as to improve moisture resistance. Ionic impurities in the resin are evaluated using the hot water extraction method. Of the various ionic impurities, CI- ion is thought to have an especially pronounced effect on moisture resistance.

The following are the results of an experiment conducted in-house to determine the correlation between device instability and AI corrosion caused by ionic substances in the resin. ¹⁴⁾ As already mentioned, formation of a parasitic MOS due to the accumulation of ions is one of the typical mechanisms of device degradation caused by ionic impurities in the resin. Utilizing this phenomenon, it is possible to evaluate the ionic substance in the resin by the ion accumulation rates on the gate oxide film, as shown in Figure 2-2-3-1. This is done by applying bias at high temperature to an ion-sensitive TEG device after it has been encapsulated by resin.

The ion accumulation model can be explained by the transient phenomenon model shown in Figure 2-2-3-1 (c). This model is based on the bulk resistivity pv (or bulk resistance Rr), which is the reciprocal of the bulk conductivity, which in turn is proportional to the concentration of ionic impurities in the resin multiplied by the ionic charge multiplied by the ion mobility. The model also includes the resin-SiO2 interface resistance R_Γ and the oxide film's equivalent capacitance C_{ox}.

In this model, the potential of the oxide film surface (equivalent gate voltage V_{G}^{*}) when R_{Γ} >>Rr can be approximated by the expression:

$$V_{G}^{*} \approx V_{A} \left(1 - e^{-\frac{t}{\tau}}\right)$$

where V_A is the saturated value of V_G^* , and τ equals $C_{ox}^* \cdot Rr$, a time constant dependent on the bulk resistance of the resin.

From the above, the corresponding relationship between Rr or ρv and τ is evident. The smaller the ρv or Rr, the larger the ion conductivity and, consequently, the greater the number of ions which reach the surface. This type of resin leads easily to unstable device operation and Al corrosion.



Figure 2-2-3-1. Charge Accumulation Model of Spacer Structure

Figure 2-2-3-2 shows the correlation of the above-described τ and the rate of AI metal corrosion. AI metal corrosion diminishes as τ becomes larger.



Figure 2-2-3-2. Correlation between Time Constant τ and Al Corrosion at High Temperature

Figure 2-2-3-3 shows the temperature dependency of τ . The activation energy is approximately 0.9 to 1 eV, which conforms to the temperature dependency of bulk resistance of resin shown in Figure 2-2-3-4.

Figure 2-2-3-5 shows the degradation of bulk resistance due to moisture absorption. The figure indicates that bulk resistance degrades as an exponential function of moisture absorption.

From the above, it can be said that high-temperature bulk resistance of resin and bulk resistance degradation by temperature and humidity are the important parameters in expressing resin reliability.

In addition, adhesion with the metal or chip surface, moisture permeability and moisture absorption are also factors that affect moisture resistance of resin-encapsulated products. The epoxy resin used in resin-encapsulated products is a controlled resin featuring low stress, high absorption, and minimal impurities.



Figure 2-2-3-3. Temperature Dependency of Time Constant τ



Figure 2-2-3-4. Temperature Dependency of Resin on Bulk Resistance



Figure 2-2-3-5. Dependency of Bulk Resistance on Humidity Absorption

(2) Various Problems Caused by Mold Distortion

Resin used for semiconductor encapsulation contracts as a result of resin polymerization, applying a significant amount of stress to the semiconductor chip in contact with the resin. Consequently, resistance values of the device resistor fluctuate due to the piezo-resistance effect, greatly affecting device characteristics. Stress also causes AI slide and passivation cracks.

An in-house experiment to determine the stress generated in a resinencapsulated silicon chip is discussed below.

Stress is measured on TEG devices that have resistors constructed on the silicon chip. A general formula for the piezo-resistance effect is:

$$\delta \rho_{i} = \left(\frac{\Delta R}{R}\right)_{i} = \sum_{i=1}^{6} \pi'_{ij} \cdot \tau_{j}$$

where $\delta \rho_i$ is the resistance change rate, π_{ij} is the piezo-resistance coefficient, and τ_j is the stress. For τ_j , the following formula is used:

$$\tau_1 = \sigma_x, \ \tau_2 = \sigma_y, \ \tau_3 = \sigma_z$$

$$\tau_4=\sigma_{yz},\,\tau_5=\sigma_{zx},\,\tau_6=\sigma_{xy}$$

Since a silicon chip is extremely thin, it can be assumed that σ_x , $\sigma_y >> \sigma_z$. In addition, the piezo-resistance coefficient π '_{ij} is the tensor of the fourth order determined by the semiconductor conductivity type, crystal orientation, resistor direction and impurities present. The value of π '_{ij} can be found by applying a given stress for which these parameters are known to the TEG devices.

The stress is determined as follows:

$$\sigma_{x} = \frac{1}{2} + \left(\frac{1}{A} + \frac{1}{B}\right)\delta\rho_{1} + \frac{1}{2}\left(\frac{1}{A} - \frac{1}{B}\right)\delta\rho_{3}$$

$$\sigma_{y} = \frac{1}{2} + \left(\frac{1}{A} - \frac{1}{B}\right)\delta\rho_{1} + \frac{1}{2}\left(\frac{1}{A} + \frac{1}{B}\right)\delta\rho_{3}$$

$$\tau_{xy} = \frac{1}{C}\left(\delta\rho_{2} - \delta\rho_{4}\right)$$

where coefficients A, B and C are as shown in Table 2-2-3-6.

Coefficient Orientation	А	В	С
100	π ₁₁ + π ₁₂	$-\pi_{44}$	-2 (π ₁₁ -π ₁₂)
111	$\pi'_{11} + \pi'_{12}$	$-\pi'_{11} + \pi'_{12}$	-2 (π' ₁₁ -π' ₁₂)

Table 2-2-3-6. Coefficients Used in Stress Measurement

Table 2-2-3-7 shows the stress measurement results when a TEG device with a chip size of 3 mm square is encapsulated in a 16-pin DIP package. Stress is found for the chip while it is in wafer form. Internal chip stress is found to be non-uniform, larger in a longitudinal direction at the center, and different at the center and periphery.

Table 2-2-3-7	Measured Mean	Stress	$I lsi na {100}$	P-Type	Resistors 41)	Linit: N/cm ²
	Measureu Mean	011622	USI 119 { 100}	г-туре		

Location	Process	Mount	Mold	Cure 2h
	σ _x	-4312	-11760	-16072
a Center	σ _y	-5292	-16366	-22050
	t _{xy}	107.8	-58.8	39.2
	σ _x	-4018	-6076	-11564
b Periphery	σ _y	-5880	-7154	-13524
	t _{xy}	245	1479.8	1783.6

Figure 2-2-3-8 shows the TEG device used to find the distribution of internal chip stress. Resisters arranged in the three directions shown in (b) are treated as a unit, with 55 units to a chip.

Figure 2-2-3-9 shows the distribution of stresses σ_x , σ_y and τ_{xy} after encapsulation. These experimental results are fedback to the design section.



Figure 2-2-3-8. Structure of Resistor TEG



Figure 2-2-3-9. Stress Distribution after Encapsulation

(3) Top Passivation Crack Caused by Fillers in Mold Resin

Mold resins contain SiO₂ fillers. When these fillers exist in the interface between the chip and resin as inclusions, cracks can form in the passivation due to the mechanical stress indirectly produced by TCT and other factors, causing the Al beneath the crack to deform and the crack to extend to the interlayer film beneath the Al.

This can form a leakage path in the crack and cause a leak between the AI and the Poly-Si beneath the AI, resulting in device failure. A countermeasure is to apply a polyimide coating to the chip surface.

2-2-4. Mounting Failure

Resin-encapsulated packages are fabricated in various shapes since they are easily formed. Consequently, a wide variety of surface-mount products have been developed to increase the IC density on circuit boards. Compared to board-insertion type packages such as Dual Inline Packages (DIPs) and Single Inline Packages (SIPs), Surface Mounted Devices (SMDs) are prone to package cracks and degradation of moisture resistance since the resin may be exposed to direct heat during mounting. Recently, the trend towards using thin packages and increased chip size make surface-mounted devices even more susceptible to thermal stress during soldering.

The reliability of SMDs is sometimes determined by the soldering conditions. Thus, when products are mounted, moisture absorption control and soldering conditions must be carefully studied and considered. The following is a discussion of the soldering heat related package cracking mechanism.

2-2-4-1. Package Moisture Absorption and Moisture Removal Characteristics

Resin used for resin-encapsulated semiconductor products is porous and exhibits moisture permeability. For this reason, SMDs comprising especially thin resin can pose a significant reliability problem. This can occur during soldering when moisture, absorbed in the package, evaporates with a sudden rise in package temperature, causing the packageitself to expand or the interface to peel away and gaps to form between the lead frame and resin.

In consequence, there is a close relationship between the amount of moisture absorbed by the SMD package and its reliability after soldering.

2-2-4-2. Package Cracking Mechanism

Figure 2-2-4-5 shows the process by which package cracking occurs. This mechanism is mainly caused by expansion when moisture collected beneath the die pads evaporates.



Figure 2-2-4-5. Package Cracking Mechanism

2-2-5. Ag Migration

Ion migration occurs with a variety of metals, but is especially known to occur with Ag. Migration is largely viewed as not being problematic in Sn-Pb plating, but does require caution in lead-free plating that contains Ag. Migration refers to the movement of the metal component (plating) above the non-metal component (mounted substrate) in an electrical field. Because the metal that moves is conductive, migration causes an electrical short between leads, resulting in semiconductor-productfailure.

2-2-6. Tin Whiskers

Although advances in the development of an Sn plating that suppresses whisker growth have been put to practical use in recent years, one of the reasons the external plating, which was originally Sn plating, has been switched to Sn-Pb plating is whisker growth.

Although the addition of lead suppressed whisker growth, with the increase in Sn content in external plating material due to the switch to lead-free plating, caution with regard to whisker growth is required. The Sn content in Sn-Pb plating is 63 to 90 wt% in comparison to 95% or higher in lead-free plating.

An Sn whisker is generally described as an Sn protrusion caused by oxidation, diffusion and compression stress that mechanically occurs. The Sn whisker can be found in the shape of a needle, nodule or spiral. The needle-shaped whisker in particular can grow quite long, resulting in electrical shorts between leads and, consequently, semiconductor-product failure.

2-3. Operating Environment

2-3-1. Electrostatic Discharge (ESD)

With advances in semiconductor-product fine-pattern processing and circuit integration technologies, performance has dramatically improved. However, along with fine-pattern processing, semiconductor-product degradation and damage from ESD has become a major problem. This section describes how static electricity occurs and how it damages products.

[1]. ESD Model

(a) Human Body Model (HBM)

In this model, the human body serves as the source of static electricity, and the electrostatic discharge from the body damages semiconductor products. Although there are various discussions concerning how much static charge the body contains, evaluations are conducted using a capacitor discharge method with values set at 100 pF, 1500 Ω .

(b) Charged Device Model (CDM)

In this model, the semiconductor product itself becomes the source of static electricity due to sticking or the friction produced when the product approaches a charged object, resulting in a sudden discharge of electricity through the leads, which damages the product. Evaluations are conducted using dedicated CDM test equipment.

(c) Other

In addition to the above two models, there is the field-induced model (FIM) in which an induced charge occurs when a product with an insulated structure, such as a MOS device, is exposed to a high electrical field, resulting in discharge that damages the device. There is also th small-size capacitor method (10 pF, 0 Ω) that reproduces CDM using the capacitor discharge method.

(1) Human Body Model (HBM)



Figure 2-3-1-1. Equivalent circuit for Human Body Model (HBM) Test

(2) Charged Device Model (CDM)



Figure 2-3-1-2. Equivalent circuit for Charged Device Model (CDM) Test (Left figure: direct contact (DC) method, right figure: field induced (FI) method)

[2]. Failure mechanisms

The main static electricity failure mechanisms of semiconductor products are classified into two categories:

(1) Insulating film breakdown (gate oxide breakdowns, inter-layer film breakdowns)

A short circuit through the gate oxide or inter-layer insulating film causes an insulating film breakdown. This mostly occurs in semiconductor products that have gate oxide with a MOS structure. Oxide film breakdown in a MOS structure occurs when voltage above the threshold is applied to oxide film with low thermal conductivity, or when the energy required to inflict damage is consumed by the MOS product.

The dielectric breakdown strength of oxide film is generally said to be 8 to 10 MV/cm. For this reason, products with a thin oxide film, e.g. 50 nm, exhibit dielectric breakdown at 40 to 50 V.

(2) Thermal breakdown (junction breakdowns)

Junction breakdown occurs when excessive current flow in the junction area raises the junction temperature locally, destroying it with heat. The Wunsch & Bell model is based on a thermal diffusion formula and it is the model most commonly used to explain junction breakdown. In the model, the junction breakdown phenomenon is determined from the impressed pulse width and power density applied to the device.

Since junction energy consumption differs for a forward or reverse discharge, different breakdown voltages result. Since electrical discharge in the forward direction does not readily concentrate energy in a localized area in comparison to reverse discharge, the breakdown voltage for a forward discharge is higher.

2-3-2. Electrical Overstress (EOS)

Destruction by Electrical Over Stress (EOS) is a mode in which semiconductor products are broken down by applying voltage or current exceeding the absolute maximum rating to them.

Even when the stress from the electrical energy is small, it may cause deterioration of the device, or minute wiring inside the product may melt or fuse. In this situation, there are many cases that cannot be judged visually, and it will appear to be a characteristic defect or a shorter product lifetime.

In addition, when electric energy such as the voltage or current is large, or abnormally strong voltage or abnormal current is applied for a long time, the package resin discolors or melts. There are also cases where it cracks.

< Destruction by EOS Example 1 >

Figure 2-3-2-1 shows melted package resin due to breakdown by EOS, and Figure 2-3-2-2 shows the view of another product in the same state after disassembly. Melted mold resin sticks to wires and chips, and itremains this way after normal disassembly.





Figure 2-3-2-1. Melted package resin due to breakdown by EOS

Figure 2-3-2-2. View of another product in the same state after disassembly

< Destruction by EOS Example 2 >

Figure 2-3-2-3 shows a trace of a breakdown for which it is assumed that EOS occurred due to relatively little energy or energy applied for a short time.

Melting occurred in only a minute part inside the circuit. In Figure 2-3-2-4, the amount of energy that caused the breakdown was considerable. It can be seen that the circuit in the center of the chip has melted.



Figure 2-3-2-3.Trace of breakdown when there is little energy or energy is applied for a short time



Figure 2-3-2-4. Trace of breakdown when there is a considerable amount of energy



2-3-3. SoftErrors

When cosmic rays (protons and charged particles of He, etc.) enter the atmosphere and collide with atmospheric elements, secondary particles are produced. The neutrons that are not charged reach the earth's surface, attenuating only at nuclear collision in the atmosphere.

The neutrons in cosmic rays are classified into high-energy neutrons of 10 to a few100 MeVs, and low energy neutrons (thermal neutrons: approximately 0.025 MeV) that reach a thermal equilibrium at the earth's surface.

When high-energy neutrons collide with the Si nucleus of a device, the generated charged ions induce a large load, resulting in a softerror. The ⁷Li and α -particles produced from a capture reaction with low energy neutrons (thermal neutrons) and ¹⁰B are known to cause soft errors. These particles especially have a great effect on devices that employ boron phosphorous silicon glass (BPSG), which contain a lot of ¹⁰B.

Neutron-induced soft errors depend on the operating environment of the device, such as the geographical environment (latitude, longitude, altitude, etc.) and radiation shielding environment (indoor/outdoor), and the radiation environment on the ground depends on factors such as solar activity.





2-3-4. Latch-up

CMOS-ICs are sometimes destroyed when an excessive noise or voltage is applied to them through the input/output pins while it is active, causing a parasitic thyristor to conduct.

Figure 2-3-4-1 shows a CMOS sectional structure and equivalent circuit. As shown in Figure 2-3-4-1. CMOS Sectional Structure, CMOS has NPN and PNP parasitic transistors that form the PNPN thyristor structure shown in Equivalent Circuit.

For example, if a voltage greater than VDD max is applied to pin D, the emitter-to-base of Tr1 becomes forward-biased. The collector current of Tr1 drops to GND through RP causing a potential difference to develop across RP. This in turn forward-biases the emitter-to-base of Tr2 so that the collector current of Tr2 is supplied from VDD through RN, causing a potential difference to develop across RN. Consequently, increasingly greater amounts of positive feedback are applied, forward biasing the base-to-emitter in Tr1 and forcing the thyristor structure to conduct. In the end, the CMOS IC breaks down.



Figure 2-3-4-1. CMOS Sectional Structure and Equivalent Circuit

2-3-4-1. Latch-Up Test Circuit

The following shows two latch-up test circuits and the results of test implementation.



Figure 2-3-4-1. Latch-Up Test Circuit

[Bibliography]

- D. Crook: "Method of Determining Reliability Screens for Time Dependent Dielectric Breakdown", 17th annual Proc. Re1. Phys., p. 1 (1979)
- J. Lee, I.C. Chen, C. Hu: "Statistical modeling of silicon dioxide reliability", IEEE International Reliability Physics Symposium 1988, pp. 131 - 138
- 3) Joe McPherson, Vijay Reddy, Kaustav Banerjee*, and Huy Le : "Comparison of E and 1/E TDDB models for SiO2 under long-term/lowfield test conditions", IEDM Technical Digest, (1998), pp. 171 - 174
- P.E. Nicollian, W.R. Huntor, and J.C. Hu: "Experimental Evidence for Voltage Driven Breakdown Models", IEEE Reliability Physics Symposium, 2000, pp. 7 - 15
- 5) A. Haggag, N. Liu, D. Menke, M. Moosa: "Physical model for the powerlaw voltage and current acceleration of TDDB", Microelectronics and reliability 2005, vol. 45, pp. 1855 - 1860
- 6) K. Ohgata, M. Ogasawara, K. Shiga, S. Tsujikawa, E. Murakami, H. Kato, H. Umeda, K. Kubota: "Universality of power-law voltage dependence for TDDB lifetime in thin gate oxide PMOSFETs", IEEE International Reliability Physics Symposium, 2005, pp. 372 376
- 7) "A Comprehensive Study of Low-k SiCOH TDDB Phenomena and Its Reliability Lifetime Model Development", IEEE International Reliability Physics Symposium Proceedings, 2006, pp. 46 - 53

- Bruce Euzent: "Hot Electron Injection Efficiency in IGFET Structures" 15th annual Proc. Re1. Phys., p. 1 (1977)
- 9) Taniguchi; "Silicon Thermal Oxide Film and its Interface," Realize Advanced Technology Limited, (1991), p. 296
- lizuka, Sakurai, Kakumu; "Taking Advantage of Circuit Technology to Protect 1µm MOS LSI from Hot Carrier", Nikkei Microdevice, 1985 summer specialissue
- 11) E. Miranda, IEEE Trans. Electric devices Vol47. No.1 Jan.2000
- 12) Jeppson, Kjell O.; Svensson, Christer M.: "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices", Journal of Applied Physics, Volume 48, Issue 5, pp. 2004 2014 (1977).
- 13) B. E. Deal: "Standardized Terminology for Oxide Charges Associated with Thermally Oxided Silicon.", IEEE, Trans., Electron Devices, ED-27, p. 606 (1980)
- 14) V. Huarda, M. Denaisb, F. Perriera, N. Revilb, C. Parthasarathyb, A. Bravaixc, E. Vincentb: "A thorough investigation of MOSFETs NBTI degradation", Microelectronics Reliability, pp. 83 98, January 2005
- M. Houssaa), M. Aoulaicheb), S. Van Elshocht, S. De Gendt, G. Groeseneken: "Impact of Hf content on negative bias temperature instabilities in HfSiON-based gate stacks ", Appl. Phys. Lett. 86, 173509 (2005)
- 16) "A comprehensive framework for predictive modeling of negative bias temperature instability", IEEE International Reliability Physics Symposium Proceedings, 2004

- 17) E.Nagasawa: "Electromigration of Sputtered Al-Si Alloy Films", Proc. of annual Rel. Phys. Symp., p. 64 (1978)
- 18) Francois M. D'Hearle: "Electromigration and Failure Electronics: An Introduction", Proc. of the IEEE, Vol.59, No.10 (1971)
- 19) J. R. Black: "Electromigration of Al-Si Alloy Films", Proc. annual Rel. Phys. Symp., p. 233(1978)
- M. C. Shine and F. M. D'Heurle: "Activation Energy for Electromigration in Aluminum Films Alloyed Copper", IBM J. Res. Dev., Vol.15, No.5, p. 378 (1971)
- N. Owada, K. Hinoda, M. Horiuchi, T. Nishida, K. Nakata and K. Mukai: "Stress Induced slit-like Void Formation in a Fine- Pattern AI-Si Interconnect during Aging Test", IEEE 2nd International VLSI Multilevel Interconnection Conference Proc., p. 173 (1985)
- 22) Tsuda; "New Mechanism Proposal for Al Open Failures," Nikkei Microdevice, September (1985), p. 50
- 23) A. Tezaki et Al: "Measurement of Three Dimensional Stress and Modeling of stress Induced Migration Failure in Aluminium Interconnects", IRPS '90. p. 221
- 24) J. Klema, et al., Proc. of IRPS (1984) pp. 1 5
- 25) J. Curry, et al., Proc. of IRPS (1984) pp. 6 8
- 26) T. Ohshima, et al., Proc. of IEDM (2002) pp. 61 68
- 27) M. Kawano, et al., Proc. of IITC (2003) pp, 210 212
- 28) K. Yoshida., et al., Proc. of IEDM (2002) pp. 247 250
- 29) H. Yamamoto, et al., IEDM Tech Dig (1987) p. 205

- 30) IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays, IEEE Std 1005-1998, p. 75, IEEE Electron Device Society 1999
- 31) FLASH MEMORIES, p399, edited by Paolo Cappelletti, Carla Golla, Piero Olivo, and Enrico Zanoni, KLUWER ACADEMIC PUBLISHERS 1999
- 32) Shibuya, Suzuki, Aoki, Iketani; "Surface Characteristics and Moisture Resistance of Plastic Mold Devices," Reliability study at electronic and communication society, R81-17, (1981), p. 31
- 33) J. M. Eldrige, R. B. Laibowitz and P. Balk: "Polarization of Thin Phosphosilicate Glass Films in MGOS Structures", J. Appl. Phys., Vol.40, p. 1922 (1969)
- 34) A.S. Grove, Physics and Technology of Semiconductor Devices, John Wiley & Sons Inc., 1987
- 35) David B. Willmott: "Investigation of Metallization Failures of Glassed Sealed Ceramic Dual in Line Integrated Circuits", p. 158 (1900)
- 36) Umezu, Kunihiro; "Degradation of Plastic Encapsulated Semiconductor Parts due to Moisture," Reliability study at electronic and communication society, R79-56, (1979), p. 75

3-1. What is Reliability Testing

3-1-1. Significance and Purpose of Reliability Testing

The purpose of semiconductor-product reliability testing is primarily to ensure that shipped semiconductor products, after assembly and adjustment by the customer, exhibit the desired lifetime, functionality and performance in the hands of the end user.

Nevertheless, there are time and money constraints. Because semiconductor products require a long lifetime and low failure rate, to test semiconductor products under actual usage conditions would require a great amount of test time and excessively large sample sizes.

The testing time is generally shortened therefore by accelerating voltage, temperature and humidity. In addition, statistical sampling is used, taking into account the similarities between process and design, to optimize the number of test samples.

Kioxia performs various types of reliability testing during new product development at the stages shown in Table 3-1-1-1. In recent years, customer demand for shorter development-to-shipment times and the increasing advancement and complexity of semiconductor products has made failure analysis extremely difficult. Consequently, evaluation of basic failure mechanisms must begin in the development phase, dividing products into different test element groups (TEG), such as process TEG and design TEG.

To verify product reliability, various lifetime and environment testing – a process referred to as design approval testing (DAT) – ensures that the required specifications and quality/reliability targets are met.

During mass production, semiconductor products are made under strict manufacturing control and screening to eliminate those with a potential for failure and ensure higher reliability. In addition, initial inspections of product characteristics and periodic reliability monitoring are used to assess whether or not the product quality level remains high.

Tests are carried out with high efficiency and focus by classifying assessment levels according to product innovation and importance, and defining test items and assessmentstandards accordingly.

Through problem identification and correction at each phase of semiconductor-product development, the various types of reliability testing described above is used to provide customers with a level of reliability that ensures safe product use, and to maintain and improve reliability in the manufacturing phase as well.

	Stage	Purpose	Content	Test Sample
	Material, process and	To assess whether the material,	Metal (AI, Cu) electromigration	Process
	basic design	process and design rules enable	and stress migration evaluation,	TEGs,
	verification	satisfaction of designed	gate oxide film breakdown voltage	function block
		quality/reliability objectives and	evaluation (TDDB test, breakdown	TEGs, etc.
		user specifications when applied	voltage test), MOS transistor hot	
		to the product.	carrier injection (HCI)effect,	
opment			negative bias temperature instability (NBTI) evaluation,	
evel			failure rate for medium- and large-	
۵ ۵			scale integrated circuits or	
Jevic			products, new package	
D D			mechanical strength and	
Iduct			environment test, etc.	
licor	Product reliability	To assess whether the product	Development verification tests	Products
Sem	verification	design satisfies the designed	(lifetime test, environmenttest,	
		quality/reliability objectives and	etc.), structural analysis	
		user specifications.		
		To assess whether product quality	Screening and reliability	Products,
		and reliability are maintained at	monitoring (by Si process	TEGs
		prescribed levels.	generation and product family)	

Table 3-1-2-1. Main Stages, Purposes and Contents of Reliability Testing

3-1-2. Before Testing

The following points must be considered before implementing reliability tests in order to satisfy the objectives described above:

- (1) For what applications will the semiconductor product be used?
- (2) In what possible environments and operating conditions will the semiconductor product be used?
- (3) What are the possible failure modes and mechanisms, and what kind of accelerated stress testing is appropriate?
- (4) What level of reliability (failure rate, for example) does the market require for the semiconductorproduct?
- (5) How long is the semiconductor product expected to be in service
- (6) How does the semiconductor product rate in terms of innovation and importance?

These points must be considered when determining tests, stress conditions and sample sizes.

The following are accelerated stresses that can be applied to semiconductor products. They are described in detail in Chapter 3-3. Accelerated Lifetime Tests.

- (1) Temperature
- (2) Temperature and humidity
- (3) Voltage
- (4) Temperature difference
- (5) Current

An important consideration in reliability testing is that the testing must contribute to appropriate evaluation and improvement of semiconductorproduct reliability.

It is therefore important to accumulate reliability testing results, to perform detailed failure analysis when failure occurs, and to feed back the results to the design department and manufacturing process.

3-1-3. Reliability Test Methods

Reliability test methods include TEG evaluation, in which special sets of devices (referred to as a test element group or TEG) are created for each failure cause, and product evaluation, whereby the product is comprehensively evaluated.

3-1-3-1. TEG Evaluation

TEG evaluation targets basic failure mechanisms. In this method, a set of devices is manufactured especially for the evaluation and analysis of each failure mechanism. The method allows detailed evaluation and failure analysis of failure mechanisms, and is very effective for quantifying limits and acceleration capabilities. Table 3-1-3-1 shows an example of TEG evaluation method.

Depending on the objective, TEG evaluation can be performed either by on wafer or an encapsulated package. TEG evaluation has four major objectives:

- (1) To find the method of elimination for failure mechanisms that affect reliability during design approval testing (DAT) of new technology and products. The various kinds of TEG shown in Table 3-1-3-1 are used to evaluate failure mechanisms attributable to the process or the design.
- (2) To clarify failure mechanisms involved in defects found during the product evaluation phase.
- (3) To monitor process quality control items such as film thickness, film shape and contamination, and failure rates for each process and design rule for the purpose of monitoring manufacturing process parameters.
- (4) To develop TEG for each function block and estimate product reliability lifetime and failure rate from each TEG combination.

In this manner, the TEG can be used for various purposes to precisely obtain accurate and appropriate data.

Table 3-1-3-1. TEG Evaluation Examples

TEG Structure	Evaluation Target	Design Process Parameter	Stress	Evaluation Method	Evaluation Parameters
MOS capacitor	Gate oxide film	Gate film thickness	Temperature	TDDB (constant current,	Failure rate vs.time
	breakdown Ion drift	Gate film quality	Voltage	constant voltage, step	Oxide filmbreakdown voltage
	Interface trap	Oxidation method	Electricfield	stress)	QBD (oxide film breakdown
	Process damage	Gate film material	Current	Oxide filmbreakdown	charge)
	Variation in	Electrode material		voltage test	Electric field acceleration
	manufacturing	Contamination		C-V (Pulse C-V)	coefficient
	conditions	Surface area		DLTS (deep level	Activation energy
	Radiation effect	Shape		transient spectroscopy)	COX (oxide film capacitance)
		Dimensions			Failure rate
MOS transistor	Hot carrier effect	Gate size (W/L)	Temperature	High temperature DC	DVth (threshold voltage
	Negative bias stability	Gate film thickness	Electric field	biased test.	degradation)
	lon drift	Gate film quality	Mechanical	Lowtemperature DC	DId (drain current degradation)
	Interface trap	Electrode material	stress	biased test.	Dgm (gm degradation)
	Variation in	Contamination	Current	Charge pumping test.	Voltage acceleration coefficient
	manufacturing	Passivation material		DC pulse test.	Activation energy
	conditions	Shape and structure lon			Sub-threshold characteristics
	Process damage	implantation conditions			Field breakdown voltage
	Short channel effect				
	Field leak				
Multi-layer	Stress	Metallization material	Temperature	High temperature	Resistance change
metallization	Migration	Metallization width	Current density	constant current test.	Failure rate vs.time
(metal, diffusion	Electromigration	Metallization space	Temperature	High temperature storage	Activation energy
layer, interlayer	Contact open	Through-hole diameter	gradient	test.	Current density dependence
insulating film)	Interlayer breakdown	Contact diameter	Voltage	Temperature cycle test	Open
	voltage	Step, hole shape	Mechanical tress	Reflow treating (or	Short
	Corrosion	Interlayer insulatingfilm	Temperature	processing)	
		Passivation	and humidity	High temperature high	
		Molding resin		humidity biased test.	
				Pressure cooker test(or	
				unbiased autoclavetest)	
Function block	Process monitoring	Shape, dimensions,	Temperature	High temperature biased	Failure rate vs.time
	Failure rate estimation	number of elements	Voltage	(DC/pulse) test,	Activation energy
	Process approval	Gate film thickness		Low temperature biasod	Voltage acceleration
	Humidity resistance	Gate film quality		(DC/pulse) test	Standby current
		Interlayer film quality		High temperature storage	AC/DC parameters
				test etc	Acido parameters
				1531, 516.	

3-1-3-2. Product Evaluation

Tests are carried out with high efficiency and focus by classifying assessment levels according to product innovation and importance, and defining test items and assessmentstandards accordingly.

TEG evaluation produces detailed and well-related data for each failure mechanism. However, defects due to inconsistencies and the synergy effect resulting from combinations of failure mechanisms are difficult to detect. Therefore, as a complement to TEG evaluation, a comprehensive product evaluation must be performed.

Product reliability testing is preferably performed under actual field environment conditions to the extent possible and must always be repeatable. Therefore, a standardized test method should be selected whenever possible. Tests complying with semiconductor-device test standards such as JIS, JEITA, MIL, IEC and JEDEC are required. Table 3-1-3-2 shows some of them.

Of the standard test methods for semiconductor products, at Kioxia the test methods shown in Table 3-1-3-3 are selected and defined as the standard methods compliant with JEDEC, AEC and SD, and the appropriate test methods are selected and performed according to product groups. In addition, tests for electrostatic discharge (ESD), latch-up strength, soft error and other conditions are performed under field environmental and climatic conditions.

- JEDEC Standards (Joint Electron Devices Engineering)				
JESD47	STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS			
JESD 22	Series Test Methods			
JESD 78	IC Latch-Up Test			
JS-001	Electrostatic Discharges Sensitivity Test - Human Body Model (HBM)			
JS-002	Electrostatic Discharges Sensitivity Test – Charged Device Model (CDM)			
- Automotive Electronic Components Standard (AEC)				
AEC-Q100	Integrated Circuits (IC)			

Test Standards



3-1-4. Failure Assessment Criteria

In general, failures are divided into fatal failures such as functional failure, opens and shorts, and other failures such as degradation of electrical characteristics and defective outer appearance detected as failures invisual inspection. In principle, Kioxia assesses failures based on the satisfaction of standards stipulated in specifications for the device.

3-2. Detailed Application Methods for Reliability Testing

3-2-1. Design Approval Test Procedures

Semiconductor reliability tests are performed in the research and development phase and in the mass production phase. During research and development, reliability tests are used to evaluate design quality, materials and processes. During mass production, they are used as design approval tests and for periodic reliability monitoring.

As shown in Figure 3-2-1-1, the design approval test (DAT) procedure uses a test element group (TEG) primarily to evaluate the wafer process and package during research and development, and to obtain basic data for design optimization. The product is designed based on this data, and a prototype is used for the DAT. When evaluated, the product is classified into families according to the design rules and package, and reliability testing is performed on a representative product from each family.

The tests performed include electrical characteristics, early failure rate (EFR), long-term lifetime or random failure rate (IFR), threshold and environment tests. Reliability tests for products other than the representative products are mainly based on electrical characteristics and small samples. Figure 3-2-1-1 shows an example of a DAT for a product.





Table 3-2-1-1. Examples of Design Approval Test for a Product

1. Si Reliability Tests (Example)

Test	Test Conditions	Remarks
High-Temperature Operation	Apply maximum guaranteed operating voltageor accelerated voltage at 125°C.	Test for 1,000 h
High-Temperature Storage	150°C	Test for 1,000 h
Low-Temperature Operation	Apply maximum guaranteed operating voltage or accelerated voltage at -40°C.	Test for 1,000 h

2. Package Reliability Tests (Example)

Test Test Conditions		Remarks
HAST (High Accelerate Stress)	Apply maximum guaranteed operating voltageat 110°C/85%	Test for 264 h
Temperature Cycling	One cycle consists of -55°C (20 min) followed by 125°C (20 min)	Test for 700 cycles

3. Flash Memory Reliability (Example)

Test	Test Conditions	Remarks
Write/Erase Endurance	Tc = 85, 25°C	
Data Retention	Pre-Condition :Write/Erase (Tc = 85/55, 25°C) Ta = 125°C/25°C	Test for 100 h, 10/500 h
Read Disturb	Pre-Condition :Write/Erase (Tc = 25°C) Tc = 25°C	Test for 100 k cycles/ 10 k cycles

3-2-2. Reliability Monitoring during Mass Production

Products passing DAT undergo an initial quality assurance inspection before shipment. In addition, periodic reliability monitoring is performed to verify the reliability levels of shipped products. In the initial quality assurance inspection, product initial electrical characteristics and visual appearance are checked. The objectives are to verify the product quality of each product lot and to assure the quality of shipped products.

Periodic reliability verification, i.e., reliability monitoring, involves lifetime and environment tests performed on groups of products classified by process and package family. The reliability level is continuously monitored, failures are analyzed and results are fed back to the manufacturing process. In addition, data is accumulated allowing reliability to be further improved.

3-3. Accelerated Lifetime Tests

3-3-1. Purpose

With the ever-increasing requirements for part and device reliability, the need to evaluate product lifetime and failure rates quickly is now greater than ever. Reliability tests are conducted under test conditions that simulate potential stresses applied to semiconductor components. Depending on the situation, however, it may take an exceedingly long time until failure occurs or failure may not occur within the limited test time.

Therefore, stresses beyond those of actual operating conditions are applied to devices to physically and/or chronologically accelerate causes of degradation. In this way, device lifetime and failure rates can be determined, and failure mechanisms can be analyzed. This type of test is referred to as an accelerated lifetime test. Such tests are used to shorten the evaluation period and analyze mechanisms in detail.

The accelerated lifetime test is also sometimes used as a forced degradation test to forcibly accelerate a constant stress. It is also sometimes used as a limit test for accelerating stress to determine a limit value.

It is necessary to note that failure mechanisms in accelerated tests differ somewhat from those that occur under actual usage conditions. In general, if the degradation mechanism is simple, acceleration is also simple and lifetime and failure rates can be estimated relatively accurately. Complicated failure mechanisms, however, are difficult to simulate, even when best efforts are made to accelerate stresses simultaneously. This is because the different stress effects are interrelated. Therefore, analysis of acceleration data as well as estimation of lifetime and failure rates can be difficult. When performing accelerated lifetime tests, it is important to select test conditions that result in as few failure mechanism changes as possible and that minimize the number of failure mechanisms, making testing easy and simple.



3-3-2. Constant Stress and Step Stress

There are two types of accelerated lifetime testing: constant stress and step stress. In a constant stress test, the time-dependent failure distribution of a test sample subjected to constant stress at several stress levels is observed. In a step stress test, stress is applied to a test sample gradually in stepped increments, and the step at which failure occurs is observed.

A typical constant stress test is the application of the constant stress of power or ambient temperature exceeding the maximum rating. Weibull distribution is often used to verify that the failure mode has not been changed by the test. The validity of the accelerated test is confirmed if the shape parameter m of the Weibull distribution remains unchanged by the accelerated stress.

Figure 3-3-2-1 shows Weibull plots when the power consumption of a silicon transistor is changed. It is evident from the figure that parameter m is constant regardless of the power consumption level.




This same result should occur in both constant tests and step tests.

Thus, a step test produces the failure data corresponding to at least one constant stress. If the failure mode of the previous step is the same, a step test can be used to determine the critical temperature for the component and to estimate its lifetime. Figure 3-3-2-2 shows an example.



Figure 3-3-2-2. Failure Rate Estimation Step Stress

3-3-3. Temperature

Accelerated lifetime testing is closely associated with the physics of the failure. The physical and chemical reactions of semiconductor-product degradation are generally used as chemical kinetics. Chemical kinetics is a basic chemical reaction model that describes the temperature dependence of failures. The temperature dependence of failures are widely used with the Arrhenius model ¹⁾ in accelerated lifetime testing of semiconductor products. Given a chemical reaction speed K, the Arrhenius equation can be expressed as:

$$K = A \exp \left(-\frac{E_a}{kT}\right) \begin{array}{l} \text{Ea: Activation energy (eV)} \\ \text{k: Boltzmann's constant (where 8.6173 \times 10^{-5} [eV/K])} \\ (1.3807 \times 10^{-23} [J/K] \text{ in SI units})) \\ \text{T: Absolute temperature (K)} \\ \text{A: Constant} \end{array}$$

If the product's lifetime ends at a certain degradation B, then lifetime L can be expressed as L = B/K. Given B/A = A':

$$L = A' \exp\left(\frac{E_a}{k} \cdot \frac{1}{T}\right)$$

This equation expresses the relationship between temperature and lifetime. If the failure mechanism is uniform, InL and 1/T can be plotted on a straight line as shown in Figure 3-3-3-1. That is, the acceleration from temperature T1 to T2 is InL1/InL2.





Given acceleration coefficient α and the lifetimes L₁ and L₂ at temperatures T₁ and T₂, respectively, the acceleration coefficient α can be found using the following formula:

$$\alpha = \frac{E_2}{L_1} = \exp\left\{\frac{E_a}{k} \cdot \left(\frac{1}{T_2} - \frac{1}{T_1}\right)\right\}$$

Ea: Activation energy (eV)

k: Boltzmann's constant

T1, T2: Absolute temperature(K)

Figure 3-3-3-2 shows the relationship between the activation energy and the acceleration coefficient at each temperature. It can be seen from the Arrhenius equation that the acceleration due to temperature changes drastically with the activation energy Ea. Figure 3-3-3-3 shows the relationship between each activation energy level and the accelerated coefficient when the temperature difference as a parameter.



Figure 3-3-3-2. Relationship between Activation Energy and Acceleration Coefficient



Figure 3-3-3. Relationship between Temperature and Acceleration Coefficient Using Activation Energy as a Parameter

Numerous sets of data have been disclosed regarding the relationship between temperature and lifetime or failure rate of semiconductor products. Some examples of data from experiments conducted in-house are as follows:

(1) Temperature Acceleration of Intermetallic Formation of Bonding Wire

As temperature rises, intermetallic alloy begins to form at the junction of Au wire and the AI used on the pad, causing the contact resistance to increase and the contact to open. Figure 3-3-3-4 shows the relationship between the temperature and lifetime from the results of hightemperature storage testing.

From the lifetime values at different temperature conditions, it can be seen that the activation energy is approximately 1.0 eV.



Figure 3-3-3-4. Temperature Dependence of Formation of Intermetallic Alloy in Bonding Wire

(2) Temperature Acceleration on Different Semiconductor Products

Various data have been reported for the relationship between the temperature and failure rate of semiconductor products. Figure 3-3-3-5 shows an example of data obtained from this type of experiment. The figure gives the acceleration rate for each device.



Figure 3-3-3-5. Example of Device Temperature Acceleration

The activation energy differs according to the failure mechanism. Table 3 -3-3-1 shows typical failure mechanisms and activation energy values obtained from experiments performed in-house and by other organizations.

Failure Mode	Failure Mechanism	Activ ation Energy (ev)	
	AI metal electromigration	0.4 to 1.2	
	AI metal stress migration	0.5 to 1.4	
Metal wiring failure (open, short, corrosion)	Au-Al alloy growth	0.85 to 1.1	
	Cu metal electromigration	0.8 to 1.0	
	AI corrosion (moisture penetration)	0.6 to 1.2	
Oxide film voltage breakdown (insulation breakdown, leakage current increase)	Oxide filmbreakdown	0.3 to 0.9	
h _{FE} degradation	Ion movement acceleration due to moisture	0.8	
	Degradation by NBTI	0.5 and up	
Characteristicsvalue variation	Na ion drive in SiO2	1.0 to 1.4	
	Slow trapping of Si-SiO2 interface	1.0	
Increased leakage current	Inversion layer formation	0.8 to 1.0	

Table 3-3-3-1. Example of Device Temperature Acceleration

Note: The above-described obtained values differ according to the Si process generation and detailed structure. These values reflect results actually obtained as well as results from reported cases.



The model described so far was the Arrhenius model for temperature acceleration. Another failure model is the Eyring model. This model considers the effects of humidity, voltage and mechanical stress in addition to temperature. Given an average lifetime L, the relationship to temperature and stress can be expressed as:

$$\ln L = A + \frac{B}{T} - \alpha \ln S$$

- L: Average lifetime
- A, B, α: Constants
- T: Temperature (K)
- S: Stress other than temperature

3-3-4. Temperature and Humidity

3-3-4-1. Moisture Resistance Tests

Most semiconductor products of recent years are encapsulated in plastic resin. The reliability of these products largely depends on the moisture resistance of the package. Various types of moisture resistance evaluation tests have been developed in order to evaluate these devices quickly. Table 3-3-4-1 shows examples of these moisture resistance evaluation tests.

The tests are largely divided into two groups. The first group places the semiconductor product in a humid atmosphere, and the second group applies bias to the semiconductor product while subjecting it to humidity or after moisture has penetrated into the product. The classification is made according to the semiconductor-product type (such as the level of power consumption) and the type of failure mechanism to be detected.

If the acceleration rate is too fast, humidity resistance testing can produce failure modes that are different from those that appear during actual usage or problems related to test reproducibility may arise. Therefore, extra care must be taken when performing these tests. Particularly with saturated type PCTs (pressure cooker tests), unexpected failure modes that will never occur in the field (for example, pin-to-pin migration on outer leads) can occur because the semiconductor product may be exposed to conditions in which dew is formed. Consequently, care must be taken when performing assessments or when evaluating test results.

In addition, recently the mainstream semiconductor product has become the surface mounted device (SMD), accelerating compact and thin designs one step further. With these types of semiconductor products, the thermal stress during mounting and resin humidity absorption during storage cannot be ignored. To properly simulate actual usage conditions, mounting stress is applied as part of a pretreatment process, and a humidity resistance test is conducted.

Table 3-3-4-1. Main Moisture Resistance Evaluation Test Methods

	Test	Example Conditions
age st	High temperature high humidity storage test	85°C/85% RH 60°C/90% RH
Stor Te	Unbiased HAST	110°C/85% RH
Biased Test	High temperature high humidity biased test	85°C/85% RH Biasing applied
	HAST	130°C/85% RH, biasing applied 110°C/85% RH, biasing applied

3-3-4-2. Moisture Resistance Acceleration Model

There have been a number of reports of accelerated models for estimating the reliability of plastic-encapsulated semiconductor devices based on humidity resistance test data. The model described in this section is the absolute water vapor pressure model. The relationship between lifetime and absolute water vapor pressure in the absolute water vapor pressure model²⁾ is expressed by the equation below. The acceleration coefficient n is approximately 2.0 according to experimental data.

$$L = A \cdot V_p^{-n}$$

L: Moisture resistance lifetime (h) Vp: Absolute water vapor pressure (Pa) n: Accelerated coefficient A: Experimental constant



Figure 3-3-4-1. Example of Relationship Between Absolute Water Vapor Pressure and Moisture-Resistance Lifetime



Figure 3-3-4-2. Example of Relationship Between Applied Voltage and Lifetime for Humidity and ResistanceTest

Figure 3-3-4-2 shows an example of the relationship between applied voltage and lifetime in a humidity resistance test.

Moisture-resistance lifetime in the field can be estimated from acceleration test results by taking into consideration temperature, relative humidity and applied voltage conditions as well as the failure mechanism.

3-3-5. Voltage

Failure modes such as oxide film breakdown, hot carriers, Al corrosion and characteristic degradation due to mobile ions are accelerated by voltage. Of these, the failure mode that appears most dominantly as a result of voltage acceleration is oxide film breakdown. When a constant electric field is continuously applied to the oxide film, breakdown occurs over time, even if the electric field in the oxide film is below the breakdown limit.

Four models have been suggested as voltage acceleration models ³⁾ for time dependent dielectric breakdown (TDDB). These are the E-model (Vg-model), 1/E-model, and Power-Low model. The TDDB lifetime for a thick oxide film (film thickness: 5 nm or greater) can be expressed by the following equation, where time to failure is T_F and the voltage applied to the oxide film is V. Examples of dependence on the electric field have also been obtained, in which case calculations can be performed by replacing voltage with the electric field.

or

$$T_F = A \exp(-\beta_E \cdot E)$$

 $T_F = A \exp(-\beta_V \cdot V)$

TF: Time to failure
V: Voltage applied to oxide film
E: Electric field applied to oxide film
A: Constant
βv: Voltage acceleration constant
βE: Electric field acceleration constant

Therefore, using an example where the lifetime is dependent on the electric field and assuming the time to failure at E_1 and E_2 to be T_{F1} and T_{F2} , respectively, the acceleration rate A_F can be expressed as:

$$A_{F} = \frac{T_{F2}}{T_{F1}} = \exp\{-\beta_{E}(E_{2} - E_{1})\}$$

Cases where the oxide film is thin can be expressed by the following equation (Power-Low model).

$$T_F = A * V^{-n}$$

TF: Time to failure

V: Voltage applied to oxide film

A: Constant

n: Electric field acceleration coefficient

The time-dependent dielectric breakdown of oxide film can be tested by the following:

- (1) Constant voltage test
- (2) Step stress test
- (3) Constant current test

These tests can be summarized as follows:

(1) Constant Voltage Test

A constant voltage stress test applies constant stress to the oxide film to evaluate the breakdown distribution over time.

In general, the TDDB lifetime distribution varies greatly and depends largely on voltage. Therefore, it can take an extremely long time to obtain results using this method and the failure distribution may not be clear. A step stress test can be performed to cope with this problem.

(2) Step Stress Test

The step stress test applies voltage to the oxide film in increased in fixed steps at constant intervals to evaluate where breakdown will occur. The test produces results in a short period of time and the TDDB acceleration equation can be used to find out the overall failure distribution of the oxide film.

(3) Constant Current Test

The constant current test evaluates the failure distribution of the oxide film by applying a constant current as stress, based on the theory⁴⁾ that the amount of electrical charge that passes through the oxide film until it breaks down will be constant. This test is not commonly used for oxide film lifetime estimations since usage conditions are expressed in terms of voltage or electric field intensity.

However, it is generally used for oxide filmquality evaluation since standardized data is obtained.

Figure 3-3-5-1 shows the data for a constant electric field test performed inhouse. This data is an example for oxide film used in Kioxia products. The applied electric field for the oxide film of the product is 3.125 MV/cm and the oxide film lifetime in normal use is 10 years or longer. The results of acceleration tests can be used in this manner to estimate the lifetime of oxide film in the field.



Figure 3-3-5-1. Examples of Constant Electric Field Test for Oxide Film

3-3-6. Temperature Difference

Tests for repeated thermal stress from the external environment or internal heat source include the temperature cycle test and thermal shock test. In these tests, the semiconductor product is subjected to repeated high/low temperature changes to determine temperature change resistance. The failure modes that occur during the tests include bonding opens, aluminum slide, passivation cracks, package cracks, chip cracks and characteristics variation (due to the piezo effect).

The temperature cycle test uses a gas as the heating medium, and the thermal shock test uses a liquid. In the temperature cycle test, the semiconductor product is generally subjected to its high and low storage temperature limits repeatedly. In some cases, these limits are exceeded to achieve even greater acceleration. However, it should be noted that, because the test is conducted in product areas with different material physical characteristics, the behavior of the product during actual use may not match the test results.

Figure 3-3-6-1 shows the relationship between the number of cycles and the temperature difference found from the results of a temperature cycle test conducted in-house. Temperature cycle test results can be obtained from the following equation:

$$N = A \cdot \Delta T^{-\alpha}$$
 A: Constant
 α : Acceleration coefficient
N: Number of cycles

From these test results, $\alpha = 7.5$ is obtained for the aluminum slide failure mode and $\alpha = 5.0$ is obtained for the package crack failure mode. The lifetime in the field can be estimated from these acceleration coefficients.



Figure 3-3-6-1. Relationship Between Number of Temperature Cycles and Temperature Difference

3-3-7. Current

Electromigration is the most well known current acceleration mode and is becoming more important as a failure mechanism as devices decrease in size and become highly integrated. ⁵⁾⁶⁾ The mechanism produced by electromigration is a phenomenon in which metal atoms in metallization move when current is applied. When the metal atoms move, metallization breakdown results. The electromigration lifetime is generally expressed as the median time to failure (MTF) using the following equation. ⁷⁾

$$MTF = AJ^{-n} \exp\left(\frac{E_a}{kT}\right)$$

- J: Current density n: Constant related to current Ea: Activation energy
- T: Absolute temperature
- k: Boltzmann's constant
- A: Constant related to metallization material, structure and dimensions

The DC constant current stress test is the most popular test method. Other tests available include the DC pulse current stress test, AC pulse current stress test and the DC constant voltage stress test.

The following describes the data of an electromigration experiment conducted in-house. Figure 3-3-7-1 shows the relationship between current density and lifetime. From this figure, it is evident that as current density increases, lifetime decreases.



Figure 3-3-7-1. Relationship Between Electromigration Lifetime and Current Density (Example)

[Bibliography]

- 1) H. Shiomi; "Introduction to Failure Physics," published by the Japan Science and Technology Association (1970)
- 2) J. L. Flood; "Reliability Aspects of Plastic Encapsulated Integrated Circuits," 10th IRPS(1972)
- 3) E. S. Anolick and Li-Yu Chen; "Application of Stress to Time Dependent Breakdown," 19th Annual Proc. Rel. Phys.(1981)
- 4) In-Chin Chen, S. E. Hollard, and C. Hu; "Electrical Breakdown in Tunneling Oxides," IEEE Trans. Ed. Vol. 32 (1985)
- 5) C. Ryu, et al.; "Effects of Texture on Electromigration of CVD Copper," Proc. IRPS(1997)
- S. Yokogawa, et al.; "Electromigration Induced Incubation, Drift and Threshold in Single-Damascene Copper Interconnects," Proc. IITC (2002)
- 7) J. R. Black; "Electromigration Failure Modes in Aluminum Metallization for Semiconductor Devices," Proceeding of the IEEE (1969)

4-1. Significance of Failure Analysis

As described in previous chapters, the causes and mechanisms of semiconductor-product failures are complex due to the involvement of various reliability factors. Kioxia makes every effort to enforce reliability control in its semiconductor manufacturing process based on the thorough investigation and comprehensive analysis of factors affecting reliability as well as problems that occur in the manufacturing process and in the field. Still, it is impossible to completely eliminate all failures. When a failure does occur, failure analysis is performed to identify the cause and action is promptly taken.

Some failures occur in the manufacturing process, others are identified during evaluation and inspection, and others arise in the field as a result of the passage of time or the environment. Failure analysis is performed in all of these cases.

In addition to identifying failure causes and mechanisms, failure analysis also involves various chemical and physical analyses for extracting and controlling parameters affecting reliability, beginning from the initial stages of the manufacturing process. The results are applied to the identification of manufacturing process conditions and the development of process control techniques. This failure analysis has become an important technical field within semiconductor productiontechnology.

To correctly identify failure causes and mechanisms, failure analysis must be performed using various analytical instruments in accordance with detailed analytical procedures. This requires analytical techniques and experience based on a breadth of knowledge of physics and chemistry as well as a physical understanding of the semiconductor itself.

When performing failure analysis, the following points must be considered:

(1) What are the symptoms of the failure, and when, where and under what circumstance did they appear? Is the failure repeatable? (Failure mode)

- (2) Where is the failure located and what kind of stress was applied at the location? (Failure mechanism)
- (3) Has the same failure occurred in the field? Is the probability of the failure predictable from the failure model? (Statistical analysis)
- (4) Appropriate corrective action must betaken to prevent failure recurrence by developing techniques for controlling manufacturing process parameters sensitive to reliability and providing feedback to the manufacturing process.
- (5) Ideally, failure analysis methods and strict reliability control must be utilized to estimate and identify the reliability of products without conducting evaluation tests.

4-2. Instruments Used in Failure Analysis

Failure analysis of semiconductor products requires highly precise, highly sensitive analytical instruments capable of enabling observation at the nanometer and micrometer level. Such instruments can be used for measuring electrical characteristics, identifying failure locations and analyzing failure mechanisms. Table 4-2-1 lists instruments of high applicability that are used in failure analysis.

	Instrument	Analytical Application		
	Curve Tracer	Identification of breakdown voltage, leakage		
	Oscilloscope	Identification of functions, AC characteristics		
Electrical Characteristics	Tester	Identification of DC and AC characteristics, functions		
		Evaluation of single device characteristics		
	Nanoprobe	-		
	Photo emission microscope (PEM)	Luminescent spotdetection		
Identification of Failure	Scanning laser microscope (OBIC/OBIRCH methods)	Operation analysis		
Points	EB Tester Analysis (Voltage Contrast)	Operation analysis		
	Stereo microscope	Outerappearance		
	Metallurgical microscope	Chip inspection		
	Infrared microscope	Chip backside inspection		
	Scanning probe microscope (SPM)	Surface shape and characteristics inspection		
Observation	Scanning capacitance microscope(SCM)	Surface carrier concentration inspection		
	Scanning atomic force microscope (AFM)	Surface shape inspection		
	Scanning electron microscope (SEM)	Shape inspection		
	Transmission electron microscope (TEM)	Minute structure analysis		
	X-ray fluoroscopy	Internal inspection		
	Scanning acoustictomography	Delamination and void inspection		
	X-Ray CT	Materials and Structure Inspection		
	Electron probe X-ray microanalyzer (EPMA)	Elemental analysis, composition analysis		
	Auger electron spectroscope (AES)	Surface elemental analysis, status analysis		
	Secondary ion massanalyzer (SIMS)	Elemental identification, surface elemental analysis Elemental/molecular identification, top surface analysis		
	Time-of-flight secondary ion mass analyzer (TOF-	Surface elemental analysis, status analysis		
	SIMS)	Impurity analysis, composition analysis		
Analysis	X-ray photoelectron spectroscope (XPS)	Fluorescent material analysis		
	Fluorescent X-rayanalyzer	Status analysis		
	Fluorescence microscope			
	Fourier transformation infrared spectrometer (FT-IR)	Crystallization analysis		
	Electron beam diffractometer	Crystallization analysis, stress measurement		
	X-ray diffractometer	Material analysis		
	Thermal analyzer	Material analysis		
	Gas massanalyzer			
	Focused ion beam (FIB)	Sample processing		
Sample Processing	Grinder, polisher	Sample processing		
	lon milling system	Sample processing		

Table 4-2-1. Instruments Usedin Failure Analysis

4-2-1. Measuring Electrical Characteristics

In general, a curve tracer or similar device capable of measuring currentvoltage characteristics is used to check for opens, shorts and breakdown voltage degradation. In addition, an oscilloscope is handy for conducting simple A/C characteristics checks.

Testers, such as large general-purpose testers for LSI, memory testers and linear IC testers, are used according to the device tested. Measurements obtained from the device are used to diagnose failures or analyze the circuit failure location based on comparisons with standard values.

4-2-2. Identifying the Failure Location

The first step in failure analysis is critical: identifying the failure location. There are several ways to do this.

A scanning infrared detector is used to find abnormal temperature distributions within the chip. An emission microscope, which detects weak luminescence, is used to detect minute leakages.

The methods used to analyze the operating state of a semiconductor product include the electron microscope based EBIC method and the scanning laser microscope based OBIC or OBIRCH method for PN junction electrical potential analysis, and the EB tester based voltage contrast method for wire electrical potential analysis.

4-2-3. Observing the Failure

In addition to metallurgical and stereo microscopes, the scanning electron microscope (SEM) and transmission electron microscope (TEM) are essential for identifying and inspecting failure locations. An infrared microscope and X-ray inspection system also provide critical information. In addition, the scanning tunnel microscope (STM) and atomic force microscope (AFM), which provide data up to the atomic level, are used.

4-2-4. Analyzing Elements¹⁾

Solid surface analysis is a particularly effective means in semiconductor failure analysis. As shown in Figure 4-2-4-1, the principle generally involves projecting an excitation source, such as an electron beam, ion beam or electromagnetic wave (such as an X-ray) onto a solid surface, and then conducting elemental and chemical state analyses of the surface (or bulk) using the X-ray, secondary ion or Auger electron signals ejected by the excited material as the signal source.

Table 4-2-4-1 summarizes the characteristics of the solid surface analysis methods (systems). Of the equipment listed in the table, the electron probe X-ray microanalyzer (EPMA), Auger electron spectroscope (AES), secondary ion mass spectrometry (SIMS), X-ray photoemission spectroscope or electron spectroscope (XPS or ESCA) and the fluorescence X-ray spectroscope are frequently used. Use is determined by application, taking into consideration the area to be analyzed and sensitivity.



Figure 4-2-4-1. Interaction of Ion, Electron and Photoelectron (X-ray) with Solid Surface

Table 4-2-4-1. Comparison of Physical Surface Analysis Methods

Excitation Source	Signal Source	Analysis Technique	Data Obtained	Features/Other
	Reflected primary electron	Low-speed electron energy loss spectroscopy (LEELS)	Adsorption state	Uses low -energy electrons of several eV. Show s vibration state of adsorbed molecule.
	Auger electron	Auger electron spectroscop y (AES)	Elemental analysis, bonding energy, state analysis based on chemical shift	Uses electron beams of about 3 to 20 keV. Surface analysis w ith beam of several 10nm or less is also possible.
	lon	Electron impact drift method	Elemental analysis of adsorbed material.	Impact of minute current applied to surface removes adsorbed ions, performing mass separation.
ectron	Characteristic X-ray	X-ray microanalyzer (EPMA)	Elemental analysis of minute area	Commonly used in microanalysis. Detectable depth is about 1 micrometer.
ш	Light	Cathode luminescence	Electron beam excited electron -electron hole re- coupling luminescence	Measures defects, precipitation, impurity precipitation and carrier diffused layers.
	Reflected ion	lon-scattering energy spectroscopy (ISS)	Outermost surface layer atomic structure, elements	Performs scattering primary ion energy separation using low -speed ions (100eV to several eV).
	Back- scattered ion	Rutherford backscattering spectroscopy (RBS)	Composition, elemental analysis, depth distribution	Measures energy of back-scattered ions using H+ or He+ of several hundred eV to several MeV.
lo	Secondary ion	Secondary ion mass analysis (SIMS)	Microanalysis, depth distribution	Thin film, surface analysis, microanalysis of bulk, concentration depth analysis
	Characteristic X-ray	Particle induced X- ray emission	Elemental analysis	Simultaneous multi element analysis at high sensitivity
X-ray, Ultra- violet ray	Photoelectron	Photoelectron spectroscopy (XPS) Vacuum ultraviolet electron spectroscopy (UPS)	Elemental analysis, electron coupling energy	Conducts electron coupling energy and elemental analysis by measuring photoelectron energy.
X-ray, Softx- ray	Secondary X-	Fluorescence X-ray analysis	Elemental analysis	Enables quick analysis.
	ray	Soft X-ray analysis	Electron state	Measures electron state of atom by irradiating w ith soft X-ray.

4-2-5. Sample Processing

Surface and cross-sectional observation and analysis of specific locations (failure locations) in the LSI are necessary in failure analysis. These types of observations and analyses require a precision processing method for samples. For this, a focused ion beam (FIB) system and precision polishing equipment capable of polishing in the chip state are utilized.

4-3. Failure Analysis and Reliability Improvement Measures

As described in Section 4-1, the purpose of failure analysis is to maintain the reliability required of a semiconductor product. Therefore, failure analysis includes the following objectives:

- Investigate the cause of failures that occur during trial production and evaluation and feed back the results to the design process so that reliability can be designed in at the process development stage.
- (2) Investigate the cause of failures that occur in the manufacturing process and feed back the results to the manufacturing process to ensure mass production of the developed semiconductor product at stable quality and reliability levels. Strive to continuously improve quality and reliability through this process.
- (3) Investigate failures that occur in the field to determine whether the cause lies in the semiconductor product or in inappropriate use, such as overvoltage, noise or thermal stress, and give proper feedback. If a problem exists with the product, corrective action must be taken, tracing the product's history back to the design or manufacturing process. Figure 4-3-1 illustrates this procedure.



Figure 4-3-1. Procedure for Improving Reliability by Failure Analysis

4-4. Failure Analysis Procedure

4-4-1. Failure Analysis Procedure for General Semiconductor Products

When performing failure analysis, it is recommended that a systematic approach is taken. An example is shown in Figure 4-4-1-1.



Figure 4-4-1-1. Example of Failure Analysis Procedure

To obtain the data required for determining the failure mechanism, analysis should follow the flow shown.

Referalso to the failure analysis procedure defined in MIL-STD-883, Method 5003.

As soon as a failure sample is obtained, its history is investigated. Any related information, including manufacturing lot information (manufacturing date and storage period), failure information (whether the failure is total or intermittent, correlation to lot, failure rate), operating conditions (circuit conditions, thermal stress, mechanical stress) and environmental conditions (temperature, humidity, location, atmosphere), should be collected to aid in failure mechanism identification and simulation testing. Advance preparation of good samples for comparison with faulty samples is also an effective means of failure cause identification.

During the visual inspection, the exterior of the package is examined visually or with a stereo or metallurgical microscope in detail. Various failures can be identified in this way, making it possible to check for abnormalities such as package cracks, migration between leads, rust or mechanical damage on leads. Surface elemental analysis is conducted as needed as part of the solid surface analysis described above in order to identify the failure cause.

Electrical characteristics are measured using a curve tracer, oscilloscope and testers, and the data is recorded. The quickest way to obtain failure mode data is by measuring the characteristics between terminals using a curve tracer. The failure mode is classified and the failure mechanism is analyzed based on a summary of failure investigation results, visual inspection results, electrical characteristics measurement results and past case examples and statistical data. Failure modes are broadly divided into three classifications: opens, shorts and degradation. Subsequent testing and analytical methods are determined based on this failure mode classification and failure mechanism estimation.

Before the semiconductor product is de-encapsulated, baking, retesting, etc., are performed as needed to determine the failure mechanism. In addition, an internal inspection by X-ray fluoroscopy is carried out prior to de-encapsulation to check wires and leads for opens and shorts.

The de-encapsulation method used to open the package is selected according to the presumed failure mechanism so as to enable semiconductor chip observation and analysis. If the de-encapsulation method is inappropriate, the necessary data may not be collectable, resulting in the failure cause to remain unknown. Therefore, special precautions must be taken during package de-encapsulation.

De-encapsulation methods include: [1] dissolving using chemicals, [2] mechanical removal, and [3] incineration using a plasma reactor.

For ceramic and metal packages, mechanical de-encapsulation is easily achieved since no special equipment or tools are required.

The de-encapsulated sample is preferably analyzed immediately. However, if this is not possible, measures such as storing the sample in a desiccator need to be considered to prevent contamination and mechanical damage after de-encapsulation.

The most convenient and quick way of observing internal conditions in detail is with a metallurgical microscope. A stereo microscope can be used to examine bonding and mounting conditions, and a scanning electron microscope can be used to make observations and take photographs at high magnification.

If the cause of failure cannot be assessed by microscope observation, elemental analysis and state analysis of the failure location are performed. Optimal methods and the equipment, such as EPMA, AES or SIMS, are selected according to purpose.

If the failure location cannot be assessed by internal state observation, other techniques such as wire electrical potential measurement using an EB tester, emission microscope analysis, OBIC method or IR-OBIRCH method are considered effective means for failure location identification.

Furthermore, etching, cross-sectional cuts or specific cross-sectional cuts of detailed areas by FIB processing are used to examine the failure location and determine the failure mechanism.

Results obtained from the above analyses are fed back to the manufacturing process and stored in a data bank as failure case examples for the purpose of improving the device and enhancing reliability.

4-4-2. Identifying Failure Locations

With recent trends in miniaturization, increasing multilayer wiring, increasing scales, faster speeds and increasing complexity, failure location identification has become increasingly difficult. As a result, various failure location identification techniques have been developed.

Figure 4-4-2-1 shows the general flow of failure location identification. The first step after failure occurrence is to reproduce the failure using some type of method. A study is then conducted to determine the optimum analytical method by the failure type. Once the method is selected, physical observations are made using analytical tools and instruments and the failure location is identified.



Figure 4-4-2-1. Flow of Failure Location Identification



Figure 4-4-2-2. Failure Analysis Flow

Figure 4-4-2-2 shows a detailed view of the failure analysis flow after failure reproduction. Although the tools and analytical instruments used differ according to failure type, in general the failure location is identified by roughly narrowing down the failure location (the analysis target) using software and other tools and physical observations, and then analyzing and conducting detailed physical observations of the circuits in the resultant area.

Naturally, depending on the failure, the failure analysis flow will not necessarily proceed in this manner; the step of roughly identifying the failure location may be repeated or, conversely, may be used to identify the detailed failure location.

4-4-2-1. CAD Navigation System

When identifying a failure location, it is necessary to observe the circuit of the semiconductor product for examination using an analytical instrument or identify the location of circuit observation. To efficiently proceed with analysis over a short period of time, therefore, the target transistor or wire location to be observed or, conversely, the circuit area of the location that was observed must be promptly identified at the time of analysis. Yet, specifying the desired physical circuit location within a semiconductor product is extremely difficult without use of design information (circuit and layout data) due to the increased scale and integration of semiconductor products in recent years.

In cases such as this, the CAD navigation system is applied. This system allows the semiconductor product's physical coordinates to be linked on an analytical instrument with design information to simply trace the circuit without knowledge of the layout design.

Figure 4-4-2-3 shows a display example of the CAD navigation system. In this figure, a) shows the observation screen for the emission microscope (EMS), b) the mask layout, and c) the circuit net list (equivalent to a circuit diagram that indicates the electrical connection relationship using text). The CAD navigation system enables observation screen and mask layout display interactive synchronization. Furthermore, the CAD navigation system also enables interactive synchronization of the mask layout and net list, indicating the corresponding wire and signal name by highlighting them in white, as shown in the figure.

By utilizing the CAD navigation system in this manner, the user can promptly identify the wiring location and chip location of the signal to be observed or, conversely, the layout location and circuit area of the location to be observed using an analytical instrument, thereby increasing analysis efficiency. In addition, while this example shows the EMS observation screen, other analytical instruments can be used in the same manner.



a) Observation Screen (EMS) b) MaskLayout View c) Net List View

Figure 4-4-2-3. CAD Navigation System Display Examples

4-4-2-2. Diagnostic Tool

To identify a failure location, a failure analysis instrument is required. This instrument enables detailed investigations to be conducted that will identify, for example, the location of a faulty transistor when a transistor fails. However, today's semiconductor products contain hundreds of millions of transistors. To identify the defective location by examining each transistor one by one is unrealistic. Since failure analysis instruments are more geared toward detailed analyses, it is important to first accurately narrow down the area to be observed to shorten the failure analysis TAT.

The diagnostic tool is used for this purpose. The diagnostic tool basically uses design information (circuit and mask layout information), testpatterns and test results to logically narrow down possible locations of failure.

While many diagnostic methods have been proposed and developed into tools, the diagnostic method explained herein is the most basic method: one that employs a fault dictionary.

A simple explanation of a fault dictionary is provided below.

When testing a semiconductor product, a test pattern is used. This test pattern contains semiconductor-product input signals and expected output values. A diagnostic tool compares the expected value with the value actually output by the semiconductor product, assessing the semiconductor product as good or faulty based on whether or not the values are the same.

When the above-described test pattern is introduced into the semiconductor product, it is possible to examine by logic simulation whether or not the output value is faulty based on failure scenarios for the signals within the circuit. A fault dictionary is developed for products that involve a large number of signal failure scenarios that are known to result in faulty values. This dictionary summarizes when each faulty output value will occur for each presumed failure location. Figure 4-4-2-4 shows an example of a fault dictionary.

Figure 4-4-2-5 shows the method for extracting potential failures using the fault dictionary. For example, when a test pattern is introduced into a semiconductor product, fail time information is obtained as a part of the test result. The fault dictionary is then used to examine signal failure scenarios for failures detectable at a fail time matching the fail time in the test result. In this example, the fail times of signals IN2 and IN3 are the same as that of the test result. These two signals are therefore extracted as possible failure locations.

While the example shown here is an extremely simple example, various techniques are incorporated in the diagnostic tool to further improve the accuracy of identifying possible failure locations. At present, however, diagnostic tools do not necessarily provide the answers for all failures that occur within a semiconductor product, and cannot necessarily be used alone to identify failure locations. The diagnostic tool, however, can be used to narrow down the locations that should be examined using analytical instruments as described above, and is therefore extremely important in failure analysis.

	,				Jun	
0			59000		D	
1			9000		D	eq
0			49000		D	etect
1			9000		D	ŏ
0			49000		D	
1					U	ted
0					U	letec
1					U	Und
	0 1 0 1 0 1 0 1 1	0 1 0 1 0 1 0 1 1	0 1 0 1 0 1 0 1	0 59000 1 9000 0 49000 1 9000 0 49000 1 9000 1 9000 1 9000 1 9000 1 9000 1 9000 1 9000	0 59000 1 9000 0 49000 1 9000 0 49000 1 9000 1 9000 1 9000 1 9000 1 9000 1 9000 1 9000	0 59000 D 1 9000 D 0 49000 D 1 9000 D 0 49000 D 1 9000 D 0 49000 D 1 0 U 1 U U 0 U U 1 U U

Figure 4-4-2-4. Fault Dictionary Example



Figure 4-4-2-5. Example of Extraction of Possible Failure Locations Using Fault Dictionary

4-5. Layer Analysis

Since the IC is composed of multilayered wiring, defects in the lower layer cannot be confirmed from the chip surface. Therefore, repeat the observation and removal of each layer, and confirm the presence or absence of defects. Surface polishing, wet etching, or dry etching is used to remove metal wiring and inter-layer insulating film.



Figure 4-5-1. Image of Layer Analysis



Figure 4-5-2. Observation Example of Each Layer

When layer analysis confirms defects such as foreign particles, wire breakage, or traces of breakdown, FIB processing or polishing is performed in the direction (cross section, plane) suitable for observing the defect, and SEM or TEM performs observation and analysis.

FIB: Focused Ion Beam

SEM: Scanning Electron Microscope

TEM: Transmission Electron Microscope

4-6. Examples of Failure Analysis

This section describes the representative failure analysis methods and results using the following 18 examples:

- (1) Failure location identification using an emission microscope
- (2) Si chip backside analysis using an infrared emission microscope (IR EMS)
- (3) Failure location identification using IR-OBIRCH
- (4) Single element failure analysis using a nanoprobe system
- (5) Failure location identification using an emission microscope and EB tester
- (6) Gate oxide film breakdown analysis using SEM
- (7) Interlayer particle analysis
- (8) TEM cross-sectional analysis of failure location identified using OBIC
- (9) Analysis of fine particles in LSI using Auger electron spectroscopy (1)
- (10) Analysis of fine particles in LSI using Auger electron spectroscopy (2)
- (11)Coupling status analysis of minute part using XPS
- (12) Junction analysis using SCM
- (13)Leak location identification using conductiveAFM
- (14) Analysis of bonding pad corrosion
- (15)Analysis of package crack by reflow of surface mounted product
- (16)Analysis of a surface-mount product soldering failure by board used
- (17)Nondestructive observation of internal structure by scanning acoustic microscope (SAM)
- (18)Nondestructive observation of internal structure by 3-dimensional X-ray microscope (X-ray CT)
(1) Failure Location Identification Using an Emission Microscope

Purpose To find the cause of standby leakage failure during reliability test

Analysis Analysis was conducted using an emission microscope. Light

and emission was confirmed from the N-channel MOS in the address Result decoder circuit (Figure 4-6-1-(a)). As a result of de-

encapsulation, a crystal defect was found in the area of light emission (Figure 4-6-1-(b)).

With another sample, light emission was confirmed from the Nchannel MOS in the AD converter front stage (Figure 4-6-2-(a)).

As a result of de-encapsulation, gate oxide film breakdown was confirmed in the area of light emission (Figure 4-6-2-(b)).

Failure mechanism is n-channel MOS leakage due to crystal defect and gate oxide film breakdown (TDDB).





(a) Light emission from address decoder circuit

(b) Crystal defect at area of light emission



Figure 4-6-1.Example of Standby Leakage Failure due to Crystal Defect



(a) Light emission from AD converter front stage circuit

(b) Gate oxide film breakdown at area of light emission

Figure 4-6-2. Example of Standby Leakage Failure due to Gate Oxide Film Breakdown



(2) Si Chip Backside Analysis Using an Infrared Emission Microscope (IR EMS)²⁾

Purpose To find the cause of function failure during board mounting process

Analysis Light emission was detected from the Si chip backside when it was observed after mirror polishing using an IR EMS (Figure Result 4-6-3).

Oxide film breakdown in the MOS capacitor was confirmed during observation after de-encapsulation using a scanning electron microscope (SEM) (Figure 4-6-4).

Failure mechanism is oxide film breakdown due to ESD.



Figure 4-6-3. Overlapping of Light Emission and Pattern Images (Emission Location Indicated by Arrow)



Figure 4-6-4. Oxide Film Surface after De-Encapsulation (SEM Image)

(3) Failure Location Identification Using IR-OBIRCH

Purpose To identify the failure location by scanning the sample surface using an infrared laser and then detecting any changes in resistance value caused by the laser. Compared with conventional methods such as the emission microscope, IR-OBIRCH offers higher detection sensitivity, enabling better identification of possible failure locations.

IR-OBIRCH is not only effective in identifying the failure locations of shorts and electrical leakages, but also the failure locations of defects caused by high resistance.

Analysis The via-chain open failure location was identified using IRand OBIRCH.

Result The failure location was detected based on the IR-OBIRCH data. As a result of TEM analysis of a cross-section of the location, the cause of failure was identified as a void in the via area.





Figure 4-6-6. Result of Examining the Cross-Section of the Detected Location (TEM)

(4) Single Element Failure Analysis using a Nanoprobe System ³⁾⁴⁾

- Purpose To make direct contact with the electrode of a single transistor in the LSI and measure the electrical characteristics of the element using a nanoprobe system, then investigate the presence or absence of failure based on voltage – current characteristics and, by conducting comparisons with normal elements, the variance in characteristics caused by the failure. Although conventional technology requires preparation of a terminal for characteristics measurement by FIB processing, this system obtains element characteristics in a short period of time without resulting in damage.
- Analysis The characteristics of the EEPROM write failure cell were measured using the and nanoprobe system.
- Result The faulty cell transistor's voltage current characteristics between the substrate and the gate terminal used for data maintenance were compared with those of a normal cell transistor, resulting in the discovery that the leak current flowed from low voltage, thereby deteriorating write characteristics and causing poor data maintainability.



Figure 4-6-7. Photograph of Probe Terminal Tip of Nanoprobe System (Tip Diameter: 50 nm)



Figure 4-6-8. Voltage – Current Characteristics of Gate Terminal (Defective and Normal Cell Comparison)

(5) Failure Location Identification Using an Emission Microscope and EB Tester

- Purpose Function leakage failure during reliability test
- Analysis With the IC set in a standby state, light emission from multiple and locations was observed using an emission microscope.
- Result Furthermore, locations with open wiring were identified using an EB tester. Particles were subjected to cross-sectional processing using FIB, resulting in the identification of open AI metallization.

Metallization that started to disconnect due to particles completely disconnected as a result of stress.



Figure 4-6-9. Light Emission Image by EMS



Figure 4-6-10. Observation by EB Tester



Figure 4-6-11. Cross-Section of Disconnected Location

(6) Gate Oxide Film Breakdown Analysis Using SEM ⁵⁾

Purpose Standby leakage failure during high-temperature operation product life test

Analysis Leakage (Figure 4-6-12) was confirmed between the gateand electrode and substrate by removing the wiring connected toResult the gate electrode and employing a charge-up technique using

SEM (Figure 4-6-13).

Furthermore, gate oxide film breakdown was observed after gate electrode removal (Figure 4-6-14).

Failure mechanism is the TDDB (Time Dependent Dielectric Breakdown) of oxide film.



Figure 4-6-12. Identification of Gate Oxide Film Breakdown Location Using SEM 5)



Figure 4-6-13. Example of Identification of Gate Electrode with Leak between Gate Electrode and Substrate



Figure 4-6-14. Gate Oxide Film Breakdown Location



(7) Interlayer Particle Analysis

Purpose To find the cause and location of AI metallization open due to particles.

Analysis Disconnected AI metallization opens were identified using the
 and SEM charge-up technique, and a cross-section was prepared
 using an FIB and observed. The particle was identified using
 EPMA analysis.

Al metallization was disconnected due to particle adhesion from the manufacturing equipment used in the interlayer formation process.



Figure 4-6-15. Identification of Open Location



Figure 4-6-16. SEM Image of Particle



Figure 4-6-17. SEM Image



Figure 4-6-18. EPMA Fe X-Ray Image



Figure 4-6-19. EPMA Cr X-Ray Image

(8) TEM Cross-Sectional Analysis of Failure Location Identified Using OBIC ⁶⁾

Purpose OBIC is a tool capable of measurement without bias, and is effective in the identification of failure locations such as leak locations of an initial product. In addition, with advances in semiconductor-product miniaturization and film development, observation using a TEM is now required for accurately identifying the failure structure. Here, the minute structure of the failure location is identified using OBIC and observed using a TEM.

Analysis The gate leak location was identified using OBIC, a TEM sample and was prepared by FIB processing, and the sample was observed using a TEM. At this time, the FIB processing location was accurately established by marking the position using the FIB and repeating OBIC measurement.

A defect in the gate oxide film was confirmed at the OBIC specified location. Poly-Si entered this area, resulting in a leak.



Figure 4-6-20. OBIC Observation Image (FIB processing location established with high accuracy by FIB position marking)



Figure 4-6-21. Cross-Sectional TEM Image of Location of Light Emission



Figure 4–6–22. TEM Image(Enlarged): Gate oxide film defect identified. Poly–Si enteredthis location.

(9) Analysis of Fine Particles in LSI Using Auger Electron Spectroscopy (1)

Purpose To find the cause of threadlike particles generation observed in the LSI (Figure 4-6-23).

Analysis Figure 4-6-24 shows the cross-section of the particles observed and using SEM. Result

As a result of Auger electron surface analysis, Ti and Al were detected in the particles. The particles were found to be wiring residue that remained between metal wiring and adhered to the wiring in the early phase of passivation film formation (Figure 4-6-25).



Figure 4-6-23. SEM Image



a) Auger Electron Image of Ti



c) Auger Electron Image of O Figure 4-6-25. Auger Electron Cross-Sectional Analysis



Figure 4-6-24. Cross-Sectional SEM Image



b) Auger Electron Image of Al

(10) Analysis of Fine Particles in LSI Using Auger Electron Spectroscopy (2)

- Purpose To find the cause of film-like particles generation observed on the contact area after surface polishing.
- Analysis As a result of Auger electron qualitative analysis, Si was detected in the and particles and, in the CMP process of BPSG, Poly-Si of the bit contactResult was found adhered between BPSG layers.







(11) Coupling Status Analysis of Minute Part Using XPS

Purpose A junction failure between the densely integrated Cu-Sn pad and chip bumps occurred, and it was found that the evaporated Au on junction failure was not diffused by heat treatment (Figure 4-6-31).

The failure cause is examined by depth analysis based on Ar ion sputtering using XPS.

Analysis From Figure 4-6-32, it was found that the junction failure part has
 and Sn oxide while the normal junction has diffused Sn and Au. The Sn
 oxide prevents Sn and Au diffusing on the junction failure part. It
 was found that the junction failure was caused by the generation of
 Sn oxide, and this has been fed back to manufacturing process.



Figure 4-6-31. Status after Heat Treatment Applied to Evaporated Au on the Cu-Sn Pad





(12) Junction Analysis Using SCM

Purpose The status of the P/N junctions scattered in the substrate was observed by creating an image of the variation of capacitance using an SCM. ⁷ This method is particularly effective in P/N assessment and local X_j and offset measurement.

Analysis The structure of the cross-sectional diffusion of the CCD area and sensor was observed using an SCM.

Result The diffusion layer distribution of the CCD area sensor was observed. This analysis makes it possible to provide information for process development and defect analysis, based on the P/N assessment and positional relationship with upper layer metallization etc.



Figure 4-6-33. CCD Area Sensor (Left: SCM Image, Right: AFM Image)



Figure 4-6-34. Diffusion Layer Positional Relationship (SCM Image and AFM Image Combined)

(13) Leak Location Identification Using Conductive AFM⁸⁾

Purpose With the introduction of low dielectric constant film (hereafter "low-k film") into ULSI, leakage between metallization due to poor organic and inorganic film adhesion and Cu and barrier metal dispersion in the low-k film has become problematic. Prompt failure analysis and identification of leakage locations are now required.

To this end, leakage locations are identified using a conductive AFM.

Analysis A Cu/Low-K film sample was prepared in the form of a 30 mm² chip using FIB and fixed onto a conductive substrate. Bias voltage was applied to the sample stage, the current between the stage and probe was measured, and the leak location was identified from the current and shape images obtained.

Figure 4-6-35 shows the atmospheric conductive AFM measurement results of the Cu/Low-k film. The black areas are locations of high leakage current flow and low resistance. The organic film was found to readily produce current due its low resistance value in comparison to the SiO₂ and inorganic films. In addition, leakage was confirmed to occur from the entire organic film region.

From the above, it was speculated that because organic film has higher permeability and absorbability than other films, the water in the organic film reduces the film's resistance value.



Figure 4-6-35. Cu/Low-k Film Conductive AFM Measurement Results

(14) Analysis of Bonding Pad Corrosion

- Purpose Open failure after humidity test
- Analysis After sealing resin removal, an abnormality was found in a bonding
- and pad area electrically opened (Figure 4-6-36 a)). As a result of
- Result analysis using an EPMA, AI elution was confirmed and the impurity CI was detected (Figure 4-6-36 b) c)).

Al corrosion of bonding pad area by Cl contamination



a) Microscope image of pad with open failure



b) AI X-ray image of a)



c) CI X-ray image of a)

Figure 4-6-36. Example of Al Corrosion Analysis of Bonding Pad Area

(15) Analysis of Package Crack by Reflow of Surface Mounted Product

Purpose To find the cause of package cracks and bonding opens after moisture absorption and reflow.

Analysis A package crack from the edge of the chip was detected byand scanning acoustic tomography observation, X-ray fluoroscopyResult observation and cross-sectional observation.

Internal moisture vaporized due to thermal stress at the time of reflow, and the package cracked because the vapor pressure exceeded the rupture strength of the resin, causing the wire to break.



Figure 4-6-37. Observation by Scanning Acoustic Tomography



Figure 4-6-38. Observation by X-Ray Fluoroscopy (Wire Open)



Figure 4-6-39. Cross-Sectional Observation

(16) Analysis of a Surface-Mount Product Soldering Failure by Board Used

- Purpose To determine the cause of a reflow solderingfailure that occurred in a TSOP type I (package with 42 alloy leads on the shorter side) on board A.
- Analysis A cross-sectionally cut and grinded contact of a lead and a board were observed with an optical microscope. A peel-off was found between the lead and the solder on boardA (Figure 4-6-40).

On the contrary, no separation was found between the lead and the solder on board B (Figure 4-6-41). The soldering failure was caused by the large thermal expansion and reduction of board A upon mounting. Board A has a larger coefficient of thermal expansion compared to board B and has a much larger coefficient of thermal expansion compared to the leads. When heated and cooled through soldering, the difference between the expansion and reduction ratio of the board and the leads gaps the board and the leads.





(a) Scale-down observation(b) Scale-up observationFigure 4-6-40. Cross-Section Observation Using Board A





(a) Scale-down observation(b) Scale-up observationFigure 4-6-41. Cross-Section Observation Using Board B



(17) Nondestructive Observation of Internal Structure by Scanning Acoustic Microscope (SAM)

- Purpose To observe defects inside the package non-destructively using a scanning acoustic microscope (SAM).
- Analysis For test pieces with multilayer structures, such as mount paste sandwiched between chip and bed, and multistage stacking
 Result devices, the entire interior was first observed by transmission observation and the presence or absence of defects was investigated. Transmission observation of defective products confirmed abnormal spots (peeling and cracks) inside the package (Figure 4-6-42).



Transmission Image of a Defective Product

Observation Image of the Transmission Method

Figure 4-6-42. Nondestructive Observation of Defective Products

(18) Nondestructive Observation of Internal Structure by 3-Dimensional X-Ray Microscope (X-Ray CT)

- Purpose To observe defects inside the package non-destructively using a 3D X-ray microscope (X-ray CT).
- Analysis In combination with a scanning acoustic microscope (SAM) for
 and non-destructive inspection, detailed observation confirmed
 Result abnormal spots (chip cracks and substrate cracks) were inside the package (Figure 4-6-43).



Figure 4-6-43. Nondestructive Observation of Defective Products

[Bibliography]

- 1) Onishi, Horiike, Yoshihara; "Kotai Hyoumen Bunseki I, II" ("Solid Surface Analysis"), published by Kodansha.
- Etoh, Okazoe, Nagakubo; "IR EMS niyoru Handoutai no Hakaikasho Tokuteika Kentou" ("Identification Study of Breakdown Location of Semiconductor Using IR EMS"), IEICE Technical Report R91-33 (1991)
- 3) Ryu: Electrical evaluation using Atomic Force Probe (AFP) and physical analysis for LSI devices
- 4) Ryu, Todome: Application of AFP to failure analysis for LSI devices
- 5) Shibuya, Shinozaki; Identification of Gate Oxide Breakdown Site by Using Scanning Electron Microscope: International Symposium on Reliability and Maintainability, 1990, Tokyo
- 6) Suzuki, Tanaka, Yamauchi; "Handoutai Debaisu deno Kouseido Kakou Ichi Tokuteika Shuhou Haitatsu niyoru Koshou Kasho Danmen TEM Kansatsu" ("TEM Observation of Semiconductor Device Failure Location Cross-Section by High-Precision Processing Location Specification Method"); 29th Symposium on Reliability and Maintainability, pp. 49 - 52, 1999
- 7) Y. Takasaki, T. Yamamoto: Cross-section analysis of electric devices by scanning capacitance microscope: ESREF99, 1999
- 8) Moriyama, 51st Japan Society of Applied Physics Meeting (2004 Spring)

5-1. Estimating Reliability

5-1-1. Non-Parametric Estimation of Reliability Scales

As previously described, various indices such as reliability R(t), failure distribution function F(t), failure rate $\lambda(t)$ and mean life μ are used to quantify reliability, according to the situation.

Normally, each index is found after the life distribution has been identified. However, sometimes it is necessary to determine the reliability without any knowledge of the life distribution. The estimation method used in this case is referred to as the non-parametric method.

In non-parametric estimation, the indices R(t) and F(t) are expressed using the F distribution as follows:

$$\hat{R}(t) = \frac{1}{1 + \frac{r+1}{n-r}F_{\alpha}(v_{1}, v_{2})}$$
$$\hat{F}(t) = 1 - \hat{R}(t)$$

where,

 $\hat{R(t)}$ = Estimated reliability after time t has elapsed

 $\hat{F}(t)$ = Estimated cumulative failure rate up until time t r

- = Number of failures that occurred during the test
- n = Number of products tested or number of times test performed
- F = Upper α percentage point of F distribution corresponding to the variances ν_1 nd ν_2

$$v_1 = 2n - 2r$$

$$v_2 = 2r + 2$$

 $(1-\alpha)$ = Probability that the estimated reliability $\hat{R(t)}$ is equal to or greater than the true reliability. This is called the reliability level.

5-1-2. Estimating and Testing the Life Distribution Shape

(1) Estimating the Distribution Shape

The distribution shape of the life is determined by making a histogram from the data, assuming a distribution from the shape of the histogram, and then testing whether the assumption is correct. If the assumption is found to be incorrect, a different distribution is assumed and testing is attempted. These steps are repeated until the correct distribution is obtained. A probability paper can be used to estimate the distribution from a histogram. Normal, log-normal and Weibull probability papers are available. The paper that gives a straight line when the data is plotted with time on the horizontal axis and cumulative failure rate on the vertical axis indicates the applicable type of distribution. (That is, normal distribution can be applied if the plot is straight on normal distribution probability paper.)

For example, let us plot a graph on Weibull probability paper using a total of six failures, with two failures at 1000 h, one at 2000 h, two at 3000 h and one at 5000 h for 1000 tested products (see Figure 5-1-1).

The data falls approximately on a straight line and the shape parameter m is 0.7. Therefore, this distribution can be considered a Weibull distribution.



Figure 5-1-1. Example of Continuous Operation Test

(2) Test of Distribution Shape

A method called x^2 test is used to confirm whether the distribution of a population is equal to the estimated distribution, which is based on measured values.

Assume that the failure rate is fi in each interval ti - 1 to ti when n items of the product are tested with the test time divided into k intervals (t1, t2, t3, t4 . . . tk). Next, the failure frequency pi is obtained from the distribution to be tested.

When

$$x = \sum_{i=m}^{k} \frac{\left(F_{i} - p_{i}\right)^{2}}{p_{i}}$$

is substituted, if n is sufficiently large and np_i > 10, the distribution of x is approximated by a x² distribution in which the degree of freedom $\varphi = k - 1$. In order to test the assumption that the actual failure frequency occurring at each t_i is equal to the value obtained from the distribution to be verified, the value x² α ; φ which satisfies

$$\Pr\left(\chi^2 \geqq \chi^2(\alpha, \phi)\right) = \alpha$$

is determined from the x² table and compared with the x² obtained. If

$$X \leq \chi^2(\alpha, \phi)$$

then the estimated distribution is correct.

In the above equation, α is referred to as the level of significance of the statistics. In other words, the risk that the result of testing is incorrect is no more than α %. Usually a value of 5% or 10% is used.

If the distribution to be tested has m parameters, and if the parameters are estimated from data and the distribution is then tested, the degree of freedom ϕ of the x² distribution is expressed as:

φ= k-m-1

Chapter 5 Mathematics of Reliability

5-1-3. Parametric Estimation of Reliability Scales

When the distribution shape of the life has been identified, various indices required for reliability evaluation can be obtained by estimating the distribution parameters. The estimated parameters are themselves a function of the sampled values and form a certain distribution. The parameter values are different each time when they are sampled even from the same population. Two evaluation methods are used. One is point estimation, in which the parameters are estimated at a single point, and the other is interval estimation, in which the parameters are estimated within a certain interval. An "interval estimate of confidence level γ " means that the probability that the parameter for the population exists between θ_L (lower estimate) and θ_U (upper estimate) is γ %. The confidence level is sometimes abbreviated to CL.

- (1) Exponential Distribution
- (a) Fixed Number Testing Method

In the fixed number testing method, testing is terminated when a predetermined number of failures occurs. The parameter for the exponential distribution λ (failure rate) is expressed as follows:

$$\overline{\lambda} = \frac{r}{\sum_{i=1}^{r} t_i + (n-r)t_r}$$
$$\lambda_L = \frac{\chi^2 \left(1 - \frac{\alpha}{2}, 2r\right)}{2r} \cdot \overline{\lambda}$$
$$\lambda_U = \frac{\chi^2 \left(\frac{\alpha}{2}, 2r\right)}{2r} \cdot \overline{\lambda}$$

Chapter 5 Mathematics of Reliability

where

 λ = Point estimate of λ

 λ_L = Lower limit of λ interval estimate

 λ_U = Upper limit of λ interval estimate

n = Number of testedsamples

r = Total number of failures

 t_i = Time when the i-th failure occurred

 $x^2(\alpha, \phi)$ = Point where P($x^2 \ge x^2(\alpha, \phi)$) = α in a x^2 distribution with degree of freedom ϕ

The estimated values of the mean life μ are expressed as follows:

$$\overline{\mu} = 1 / \overline{\lambda}$$
$$\mu_{\rm L} = 1 / \lambda_{\rm U}$$
$$\mu_{\rm U} = 1 / \lambda_{\rm L}$$

where

 μ = Point estimate of mean life μ_{L} = Lower limit of mean life interval estimate μ_{U} = Upper limit of mean life interval estimate

Furthermore, the point estimate of R(t) and upper and lower limits of interval estimate are expressed as:

$$\overline{R}(t) = e^{-\overline{\lambda} \cdot t}$$
$$\overline{R}_{u}(t) = e^{-\overline{\lambda}_{u} \cdot t}$$
$$\overline{R}_{u}(t) = e^{-\overline{\lambda}_{u} \cdot t}$$

(b) Fixed Time Testing Method

In the fixed time testing method, testing is terminated at predetermined time t_c regardless of the number of failures. The point estimate and interval estimate of λ are expressed as follows:

$$\overline{\lambda} = \frac{r}{\sum_{i=1}^{r} t_i + (n-r) \cdot t_c}$$
$$\lambda_L = \frac{\chi^2 \left(1 - \frac{\alpha}{2}, 2r + 2\right)}{2r} \cdot \overline{\lambda}$$
$$\lambda_U = \frac{\chi^2 \left(\frac{\alpha}{2}, 2r + 2\right)}{2r} \cdot \overline{\lambda}$$

(2) Normal Distribution

There are two normal distribution parameters: μ and σ^2 . Parameter μ is the mean life and σ^2 is the variance of the distribution. The point estimates of these values are expressed as follows:

$$\overline{\mu} = \frac{\sum_{i=1}^{n} t_i}{n}$$
$$\overline{\sigma}^{-2} = \frac{\sum_{i=1}^{n} (t_i - \overline{\mu})^2}{n-1}$$

Chapter 5 Mathematics of Reliability

The upper limit μ_U and lower limit μ_L of the mean life within the reliability interval are:

$$\mu_{v} = \overline{\mu} + t(\alpha, n-1) \cdot \sqrt{\frac{\overline{\sigma}^{2}}{n}}$$

$$\mu_{\perp} = \overline{\mu} - t(\alpha, n-1) \cdot \sqrt{\frac{\overline{\sigma}^2}{n}}$$

and the upper limit σ_L^2 and lower limit σ_U^2 of the variance σ^2 within the reliability interval are:

$$\sigma_{L}^{2} = \frac{(n-1)\overline{\sigma}^{2}}{\chi^{2} \left(1 - \frac{\alpha}{2}, n - 1\right)}$$
$$\sigma_{U}^{2} = \frac{(n-1)\overline{\sigma}^{2}}{\chi^{2} \left(\frac{\alpha}{2}, n - 1\right)}$$

where

 $t(\alpha,n-1) =$ The value of t for which $P(t > t(\alpha,n-1)) = \alpha$ in the t distribution table

$$\chi^2 \begin{pmatrix} \underline{\alpha}, n-1 \\ 2 \end{pmatrix} =$$
 The value of x² for which $P \begin{pmatrix} \chi^2 \ge \chi^2 \begin{pmatrix} \underline{\alpha}, n-1 \\ 2 \end{pmatrix} = \frac{\underline{\alpha}}{2}$ in the x²

distribution table

(3) Weibull Distribution

The Weibull distribution has three parameters: m, t_o and γ , and it is very difficult to analyze data by calculation. Hence, the Weibull probability paper is often used for estimation. If m is known and $\gamma = 0$, t_o is expressed as follows:

$$\bar{t}_{0} = \frac{\sum_{i=1}^{r} t_{i}^{m} + (n-r)t_{r}^{m}}{r}$$

(4) Log-Normal Distribution

Similar to normal distribution, there are two parameters μ and $\sigma^2.$ The point estimates are expressed as

$$\overline{\mu} = \frac{\sum_{i=1}^{n} \ln t_i}{n}$$
$$\overline{\sigma}^2 = \frac{\sum_{i=1}^{n} (\ln t_i - \overline{\mu})^2}{n-1}$$

And the estimate \overline{M} of the mean life is:

$$\overline{M} = \exp\left(\overline{\mu} + \frac{\sigma^2}{2}\right)$$

5-1-4. Using Probability Papers

Distribution studies using a probability paper are very simple and require no complicated calculations. The method is widely used to verify distribution parameter theories and to find distribution parameters.

Various types of probability paper are available and their use is widely known. Described below are a few tips on how to plot data on probability paper and determine whether the result is a straight line.

Many plotting methods have been devised for processing data on probability paper and making estimates as accurate as possible. The plot for a product for which n samples have been tested and for which the i-th product was defective is (ti, Fi), where ti is the time after which product number i failed and Fi is the cumulative failure rate.

The following values are generally used to plot Fi:

- (1) i/n
- (2) (i 0.5) / n
- (3) (i 1) / (n 1)
- (4) i / (n + 1)
- (5) $(i \alpha_i) / (n \alpha_i \beta_i + 1)$

(1) to (4) are very simple, but the last datum (that is the nth datum) is not utilized in (1) and the first datum is not utilized in (3). Therefore, (2) or (4) is recommended.

Method (5) has been devised as an improvement over (4): $\alpha_i = \beta_i = 3/8$ for the normal distribution; $\alpha_i = 0.52$ (1-1/m) and $\beta_i = 0.5-0.2$ (1-1/m) for the Weibull distribution with shape parameter m.

Chapter 5 Mathematics of Reliability

When determining the straightness of the curve, the conventional least square method can be used. However, the data will not be distributed evenly and the variance will be smallest around the central part of the curve. Thus, when drawing the curve, make sure that it adheres closely to these central points.

5-2. Failure Distribution Model

5-2-1. RopeModel

The previous section described the mathematical methods for estimating the life distribution. The life distribution can be further narrowed down if the relationship between the life distribution and failure is known. When viewed from this perspective, the exponential distribution can be considered as a distribution of products that fail when randomly subjected to m harmful shocks per unit time. Similarly, the gamma distribution can be thought of as the case where a product receives k shocks before it fails.

Now assume that a product consists of many components, just as a rope consists of many strands. A rope fails when all of its strands are cut. Therefore, the following relationship exists between the reliability of a product and the reliability of its components:

$$R_{D} = 1 - \frac{\pi}{\pi} (1 - R_{i})$$

where R_D is the reliability of the product, and R_i is the reliability of the ith component, and k is the number of components. Given that the distribution shape of the life for each component forms an independent exponential distribution with the same shape, the distribution for the product as a whole is a gamma distribution with a shape parameter k and a scale parameter m that is the same m value as the exponential distributions for the components.

A product that will fail only when all of its components fail is referred to as a "rope model" or "parallel model." This model is used to study the problem of product fatigue and redundancy in design. When k in a gamma distribution becomes large, the distribution becomes similar to a normal distribution and the mean value becomes equal to k/m. Therefore, a normal distribution can be considered an extreme case of the rope model.

5-2-2. Weakest Link Model

In contrast to the rope mode, a model similar to a chain of k links, where the failure of the weakest link results in the failure of the entire chain, is referred to as the "weakest link model." This also applies to an article of equipment consisting of k components where the failure of any single component results in the failure of the equipment as a whole. For this reason, the weakest link model is also referred to as the "serial model." In this case, the following relationship exists between the reliability RD of the product and the reliability Ri of the components.

$$R_{D} = \frac{\pi}{\pi} R_{i}$$
 k: Number of components

The Weibull distribution is one of the distributions that represent the weakest link model. In addition, the following double-exponential distribution, an extreme case of the Weibull distribution, is also used to represent the weakest link model.

$$F(t) = 1 - \exp\left\{-\exp\left(\frac{t}{n}\right)\right\}$$

5-2-3. Proportional Effect Model

Given that $X1 < X2 < X3 < \ldots < Xn$ are the fatigue cracks at each phase, the size of the fatigue crack at each phase is proportional to that of the previous phase. That is, if the relationship below exists, then the distribution of Xn is a log-normal distribution.

$$Xi = \alpha_i X_{i-1}$$
$$\alpha_i = Constant$$
$$I = 1, 2, \dots$$

5-2-4. Stress and Strength Model

In this type of model, a product fails when stress accumulates beyond its strength. In this model, failure can be calculated as the overlap of the stress distribution and the strength distribution.

If stress and strength are both normal distributions, the life distribution will also be a normal distribution. If the average stress at a given time is μ_s and the standard deviation is σ_s , and similarly for the strength distribution, if μ_k is the average and σ_k is the standard deviation, then the level of unreliability represented by the area of normal strength distribution in which the strength is below zero, the average is equal to $(\mu_k - \mu_s)$ and the standard deviation is equal to $\sqrt{\sigma^2 k + \sigma^2 s}$.

5-2-5. Reaction Theory Model

This model attempts to estimate life using a failure physics method. It assumes that a failure is caused at a microscopic level, where changes at the atomic and molecular levels cause harmful reactions and result in failure when the changes reach a certain threshold. The following stress and life relations based on the Arrhenius model of chemical reactions are widely used.

$$\ln L = A + \frac{B}{T} - \alpha \ln S$$

L= Mean life

A, B, α = Constants

T= Temperature (°K)

S= Stress other than temperature

5-2-6. Reliability Model for Equipment

(1) Serial Model

For an article of equipment consisting of n components, if the equipment fails when one of its components fails, the reliability Rs(t) of the equipment can be expressed as a function of the reliability of each component Ri(t) as follows:

$$R_{s}(t) = 1 - \frac{\pi}{\pi} R_{i}(t)$$

(2) Parallel Model

For an article of equipment consisting of n' components running in parallel, with the equipment continuing to function as long as any of the parallel components is still running, the following is true:

$$R'_{s}(t) = 1 - \frac{\pi}{\pi} (1 - R_{i}(t))$$

10.12

In this case, the reliability is better than that of equipment consisting of only one component.

5-3. Failure Rate Estimation

5-3-1. Overview

It is important from the point of view of equipment reliability and safety to estimate failure rates for semiconductor products used in electronic equipment released to the market.

Failure rates are estimated by calculating an acceleration coefficient based on an accelerated lifetime test or by gathering failure conditions from products used in the field.

Chapter 5 Mathematics of Reliability

5-3-2. Estimating Failure Rates Using Accelerated Lifetime Tests

When estimating field failure rates from test data, the actual number of failures is often very small or sometimes zero. In such cases, the failure rate must be estimated based on a certain confidence level. With semiconductor components, the upper reliability limit is often used, assuming that the failure distribution is an exponential distribution. This method is specified in JIS C5003 (General rules for determining the failure rate of electronic components during tests) and uses the following equation:

Total test time: T (Number of test samples n × Test time t)

 α : the value equivalent to the number of generating failures according to the confidence level to which setup was done

Failure rate: $\lambda = \frac{a}{T}$

Here, calculate α using Table 5-3-2-1.

Number of Failures(r)	α	
	Confidence Level 60%	Confidence Level 90%
0	0.92	2.30
1	2.02	3.89
2	3.11	5.32
3	4.18	6.68
4	5.24	7.99
5	6.29	9.27
6	7.34	10.5
7	8.39	11.8
8	9.43	13.0
9	10.5	14.2
10	11.5	15.4

Table 5-3-2-1. The Average Value of the ConfidenceLevel Corresponding to the Number of Failures¹⁾

Chapter 5 Mathematics of Reliability

The following describes how to calculate the failure rate based on a specific example.

Assume that 100 semiconductor devices are subjected to high-temperature testing (Ta = $125 \degree$ C, at rated operating voltage) for 2,000 h with zero faults.

To find the failure rate, first calculate the acceleration A_F (voltage acceleration coefficient $A_V \times$ temperature acceleration coefficient A_T) to obtain the total component hours.

The voltage acceleration coefficient A_V can be obtained from the failure rates for actual applied voltage and test voltage conditions. It is assumed that the actual usage voltage is within the rated specification.

Given that the actual usage temperature is 50° C and the typical activation energy of the expected failure mode is 0.8 eV, the temperature acceleration coefficient A_T is obtained using the Arrhenius equation as follows:

$$A_T = \frac{L_1}{L_2} = \exp\left\{\frac{E_a}{K} \times \left(\frac{1}{T_1} - \frac{1}{T_2}\right)\right\}$$
$$= \exp\left\{\frac{0.8}{8.617 \times 10^{-5}} \times \left(\frac{1}{50 + 273} - \frac{1}{125 + 273}\right)\right\}$$
$$\Rightarrow 225$$

Acceleration coefficient A_F = Voltage acceleration coefficient $A_V \times$ Temperature acceleration coefficient A_T

= 1 × 225 = 225

Given the number of samples 100 and test time t_n for sample number n, the total test time (componenthours) is:

$$= \frac{100}{\sum_{n=1}^{\Sigma} (t_n \times A_F)}$$

= 100 × 2000 × 225
= 4.5 × 10⁷ C. H. (Component hours)
Chapter 5 Mathematics of Reliability

The number of failures is r = 0, so given a reliability level of 60%,

$$\lambda = \frac{0.92}{4.5 \times 10^{-7}}$$
$$\Rightarrow 2.0 \times 10^{-8}$$
$$= 20 \text{FIT} (10^{-9} \text{h})$$

in this case the estimated failure rate in the field is 20 FIT.

In a similar manner, the failure rate of a device under actual usage conditions can be estimated from the accelerated test data provided that the major failure modes and failure mechanisms for the device are understood.

Chapter 5 Mathematics of Reliability

[Bibliography]

Reliability Handbook, edited by W. G. Ireson (McGraw Hill) Introduction to Reliability Engineering, by H. Shiomi (Maruzen)

1) JIS C5003 General test procedure of failure rate for electronic components

1. Sampling Inspection

1-1. Sampling Inspection

A sampling inspection is the inspection of a small percentage of products taken from a lot (i.e., a collection of similar products, parts or materials) based on a predefined method. During the inspection, the samples are tested and the entire lot is either accepted or rejected by comparing the test results with assessment criteria. If there is no variance in lot quality characteristics, the quality of all products in the lot can be identified by picking a single sample from the lot and conducting a quality check on that sample. However, if there is quite a bit of variance, an inspection lot is constructed from production lots that were made under identical conditions so as to minimize variance.

1-2. Sampling Inspection Methods

(1) Sampling Inspection by Standards

In sampling inspection by the standards method, standards for protecting the seller and standards for protecting the buyer are developed to ensure satisfaction of both seller and buyer requirements. Seller protection is given by defining probability α , a fixed small number that indicates the probability that a good-quality lot will be rejected during inspection (producer's risk); and buyer protection is given by defining probability β , a fixed small number that indicates the probability β , a fixed small number that indicates the probability that a poor-quality lot will be accepted during inspection (consumer's risk).

For example:

When producer's risk $\alpha = 0.05$, five out of 100 good-quality lots will be rejected during inspection. When consumer's risk $\beta = 0.1$, ten out of 100 poor-quality lots will be accepted during inspection.

(2) Sampling Inspection by Screening

In sampling inspection by the screening method, if the sampled products pass the sampling inspection, all products are accepted as is, but if the sampled products fail the inspection, all products are inspected or "screened." This type of method does not apply to destructive inspection, which does not permit inspection of all products.

(3) Sampling Inspection with Adjustment

This method enables rational inspections based on the use of the inspection result information to date. For lots with a good quality history, reduced inspection is used. For lots with a poor quality history, tightened inspection is performed. The inspection standard is then adjusted as changes occur in the status of inspection lot acceptance. This method is defined in JISZ9015-1.

1-3 Sampling Inspection and OC Curve

In the inspection method referred to as "sampling inspection by attributes (JIS Z 9002)," it is desirable that a good lot in which the defect rate is p0% is rendered acceptable [acceptable quality level (AQL = p0%)], and a bad lot in which the defect rate is p1% or less is rendered unacceptable.

Thus, a policy is established such that if sample size n is taken from a lot and the number of defects found is c or less, the lot passes inspection, and if the number exceeds c, the lot fails inspection. This is referred to as sampling inspection by attributes, and is abbreviated (n, c).

Using binomial distribution, the probability that X products will be defective in sample size n can be found using the following equation:

$$P(x) = \frac{n!}{x!(n-x)!} p^{x} (1-p)^{n-x} \qquad (x=0, 1, 2, 3, \dots n)$$

A graph with the horizontal axis representing the defect rate and the vertical axis representing the probability of lot acceptance, is referred to as the operating characteristic (OC) curve.

Appendix



Figure 1-3-1 OC Curve

Sampling inspection by attributes, or the OC curve, is defined by the following four elements:

- (1) Acceptable Quality Level (AQL): the maximum percentage of defectives(p0) in a lot considered definitely acceptable.
- (2) Producer's risk (α): the probability of lots that meet the AQL will not be accepted.
- (3) Lot Tolerance Percent Defective (LTPD): the minimum percentage of defectives (p1) in a lot considered definitely unacceptable.
- (4) Consumer's risk (β): the probability of lots that exceed the LTPD will be accepted



1-4 Mathematics of Sampling Inspection by Attributes

Given sampling plan (n, c), the probability that a lot with a defect rate of p% will be accepted based on the sampling plan can be found as follows.

Suppose the probability that x defective products will appear in a sample size n is P(x). The probability of lot acceptance L(p) is the sum of the probabilities P(0), P(1), . . ., P(c-1), P(c) of 0, 1, . . ., (c-1), c defective products occurring in the sample, and can be found using the following formula:

L(p) = P(0) + P(1) + ... P(c) =
$$\sum_{x=0}^{c} P(x)$$

Next, with sampling inspection by attributes, P(x) is calculated based on hypergeometric distribution as follows:

$$P(x) = P(x, n, p, N) = \frac{\binom{Np}{x}\binom{N - Np}{n - x}}{\binom{N}{n}}$$

where, N is the lot size.

However, as N increases, hypergeometric distribution and binomial distribution become approximate in value. Therefore, in practice, when N/n > 10, performing the calculation based on a simpler binomial distribution can be used.

1-5 Sampling Table

Table 1-5-1 shows the various inspection levels that indicate tested quantities ANSI/ASQZ1.4). If there is no particular level specified, inspection level II is normally used.

Lot size		Special Inspection Levels				General Inspection Levels		
		S-1	S-2	S-3	S-4	I	Π	Ш
2 -	8	А	Α	A	Α	Α	A	В
9 -	15	А	Α	A	А	А	В	С
16 -	25	А	Α	В	В	В	С	D
26 -	50	А	В	В	С	С	D	E
51 -	90	В	В	С	С	С	E	F
91 -	150	В	В	С	D	D	F	G
151 -	280	В	С	D	E	E	G	Н
281 -	500	В	С	D	E	F	Н	J
501 -	1200	С	С	E	F	G	J	K
1201 -	3200	С	D	E	G	Н	K	L
3201 -	10000	С	D	F	G	J	L	М
10001 -	35000	С	D	F	Н	K	М	N
35001 -	150000	D	Е	G	J	L	N	Р
150001 -	500000	D	E	G	J	Μ	P	Q
500001 or higher		D	E	Н	K	N	Q	R

Table 1-5-1. Lot Size and Sample Code Letter

ANSI/ASQ Z1.4

The sample size is determined by the sample size code letter. The applicable sample size code letter is determined by the specified lot size and inspection level in Table 1-5-2.

With a lot size of "501 – 1200" and a general inspection level of II, the sample code is "J" and the lot acceptance quality level applied is based on the "Single Sampling Plan for Normal Inspection" (Table 1-5-2). Thus, from Table 1-5-2, based on an AQL of 0.15%, the sample size is "80," Ac is "0," and Re is "1." That is, the lot acceptance quality level requires zero defects in a sample size of 80.

Appendix



Table 1-5-2. Single Sampling Plan for Normal Inspection

↓= Use first sampling plan below arrow . If sampling size equals, or exceeds, lot or batch size, do full-lot inspection.

 $\uparrow =$ Use first sampling plan above arrow .

Ac = Acceptance number

Re = Rejection number

RESTRICTIONS ON PRODUCT USE

RESTRICTIONS ON PRODUCTUSE

KIOXIA Corporation and its subsidiaries and affiliates are collectively referred to as "KIOXIA". Hardware, software and systems described in this document are collectively referred to as "Product".

•KIOXIA reserves the right to make changes to the information in this document and related Product without notice.

•This document and any information herein may not be reproduced without prior written permission from KIOXIA. Even with KIOXIA's written permission, reproduction is permissible only if reproduction is without alteration/omission.

•Though KIOXIA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant KIOXIA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "Reliability Information" in KIOXIA Corporation's website and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample applications. KIOXIA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

•PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, KIOXIA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your KIOXIA sales representative or contact us via our website.

•Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.

•Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

•The information contained herein is presented only as guidance for Product use. No responsibility is assumed by KIOXIA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.

•ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, KIOXIA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

•Do not use or otherwise make available Product or related technical information (including without limitation, technical program, software) for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related technical information (including without limitation, technical program, software) may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related technical information, technical program, software) are strictly prohibited except in compliance with all applicable export laws and regulations.

•Please contact your KIOXIA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **KIOXIA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

KIOXIA